Vendor: Xilinx, Inc. Category: Arithmetic Units

Complex Multiplier

The Xilinx LogiCORE™ Complex Multiplier IP core implements AXI4-Stream compliant, high-performance, optimized complex multipliers…

Contact Provider Request Datasheet

Overview

The Xilinx LogiCORE™ Complex Multiplier IP core implements AXI4-Stream compliant, high-performance, optimized complex multipliers based on user-specified options. All operands and the results are represented in signed two’s complement format. The operand widths and the result width are parameterizable.

Key features

  • Support AXI4-stream interface
  • Delivers VHDL demonstration testbench with CORE Generator
  • Supports inputs ranging from 8 to 63 bits wide
  • Supports outputs ranging from 1 to 127 bits wide
  • Supports truncation or unbiased rounding.
  • Option to use LUTs or embedded multipliers  DSP48 slice.
  • Optimization for speed or resource utilization is available through implementation using the 3-multiplier or the 4-multiplier solutions
  • Instantaneous Resource Estimation of  DSP48 slice

Specifications

Identity

Part Number
Complex Multiplier
Vendor
Xilinx, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Xilinx, Inc.
HQ: USA
Contact Xilinx, Inc.

Learn more about Arithmetic Units IP core

Implementing matrix inversions in fixed-point hardware

We implement fixed-point matrix inversion on a Virtex-4 FPGA using a synthesizable QR-decomposition MATLAB model and the AccelDSP Synthesis tool. The resulting function occupies 12% of a XC4VSX55 device and has a 1.7 MSPS data rate.

A Comprehensive Post-Quantum Cryptography (PQC) Solution based on Physical Unclonable Function (PUF)

This article provides an in-depth analysis of the specific PPA challenges introduced by PQC and elucidates how PUF-PQC leverages its unique dualtrack strategy to deliver a robust and flexible Hardware Root of Trust (HRoT) across diverse application scenarios. Furthermore, it demonstrates the integration of Physical Unclonable Function (PUF) with a NIST SP 800-90B compliant True Random Number Generator (TRNG) to serve as critical components of PUFrt (Root of Trust), ensuring the security of post-quantum key generation starting from the entropy source.

Accelerating RTL Design with Agentic AI: A Multi-Agent LLM-Driven Approach

In today’s fast-paced silicon industry, hardware design is under constant pressure to innovate, iterate, and ship faster. Traditional Register Transfer Level (RTL) design processes—though foundational—are time-consuming, error-prone, and heavily reliant on manual expertise. With growing design complexity and shrinking time-to-market, the need for automation in digital design is more critical than ever.

LTE Single Carrier DFT: Faster Circuits with Reduced FPGA LUT/Register Usage

Given the prominence of the LTE protocol in wireless devices, it is surprising that there are very few DFT FPGA circuit implementations from which to choose. This is likely due to the complexity of the circuit, which must accommodate run-time choice of many and large non-power-of-two transforms, requiring multiple radices for efficient DFT calculation.

Frequently asked questions about Arithmetic Unit IP cores

What is Complex Multiplier?

Complex Multiplier is a Arithmetic Units IP core from Xilinx, Inc. listed on Semi IP Hub.

How should engineers evaluate this Arithmetic Units?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Arithmetic Units IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP