What is Digital Clock Manager (DCM) Module?
Digital Clock Manager (DCM) Module is a DLL IP core from Xilinx, Inc. listed on Semi IP Hub.
Vendor:
Xilinx, Inc.
Category:
DLL
Digital Clock Manager (DCM) Module
The Digital Clock Manager (DCM) primitive in Xilinx FPGA parts is used to implement delay locked loop, digital frequency synthesi…
Overview
The Digital Clock Manager (DCM) primitive in Xilinx FPGA parts is used to implement delay locked loop, digital frequency synthesizer, digital phase shifter, or a digital spread spectrum. The digital clock manager module is a wrapper around the DCM primitive which allows it to be used in the EDK tool suite.
Key features
- Wrapper around the FPGA architecture DCM primitive, providing full support for use with the EDK design tools
- Support both active high and active low reset
- Configurable BUFG insertion
Specifications
Identity
Part Number
Digital Clock Manager (DCM) Module
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Frequently asked questions about DLL IP cores
How should engineers evaluate this DLL?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DLL IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.