Aliathon’s OTN Framer Core implements OTU, ODU and OPU layer functions and provides an integrated Reed-Solomon FEC codec in a fle…
- Optical Transport
- now
Interface and connectivity IP cores enable communication between components, chips, and systems in modern SoC and ASIC designs.
These IP cores implement a wide range of communication standards including high-speed serial interfaces, on-chip interconnects, chiplet and die-to-die links, and low-speed control interfaces.
This catalog allows you to explore and compare connectivity IP cores from leading vendors based on bandwidth, latency, protocol support, and process node compatibility.
Whether you are designing high-performance computing systems, data center processors, automotive platforms, or embedded systems, you can find the right interface IP for your communication requirements.
Aliathon’s OTN Framer Core implements OTU, ODU and OPU layer functions and provides an integrated Reed-Solomon FEC codec in a fle…
Aliathon’s Packet Classification core is targeted at replacing expensive & power hungry Network Processors (NPUs) and Content Add…
E1/T1 Line Interface Unit / Framer
Aliathon’s Multi-Channel E1/T1 Line Interface Core provides a flexible, resource-efficient, high-density programmable logic based…
The LMB module is used as the LMB interconnect for Xilinx FPGA based embedded processor systems.
Tri-Mode Ethernet Media Access Controller (TEMAC)
The TEMAC core is ideally suited for the development of high density Gigabit Ethernet communications and storage equipment.
I2C is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices.
Aliathon’s 2.5Gbps GFP-F Framer Core provides a flexible, resource-efficient, high-density programmable logic based solution for …
Aliathons’s Multi-Channel E1/T1/J1 Framer Core provides a flexible, resource-efficient, high-density programmable logic based sol…
Aliathon’s HDLC Framer Core provides a flexible, resource-efficient, high-density programmable logic based solution for HDLC inte…
Aliathon’s ATM Framer Core provides a flexible, resource-efficient, high-density programmable logic based solution for ATM interf…
Aliathon’s Packet Over SONET/SDH (POS) Framer Core provides a flexible, resource-efficient, high-density programmable logic based…
Implements an interface and controller for communicating between smart cards and host systems using a variety of standard system …
The Lattice SGMII and Gb Ethernet PCS IP core implements the PCS functions of both the Cisco SGMII and the IEEE 802.3z (1000BaseX…
Peripheral Component Interconnect (PCI) is a widely accepted bus standard that is used in many applications including telecommuni…
LIN Bus Master/Slave Controller
The LIN-CTRL core is a communication controller that transmits and receives LIN frames to perform serial communication according …
USB 2.0 Host/Device Transceiver With On-The-Go (OTG)
USB 2.0 HOST/DEVICE/OTG Transceiver is a fully integrated PHY Core which is a super-set of HOST and DEVICE PHY with High Speed (H…
The USB 2.0 embedded host controller is designed for flexibility and ease of use; is available with a Software stack; facilitates…
The USB 1.1 embedded host controller is designed for flexibility and ease of use; facilitates implementation of a wide variety of…
SMS4000 is a fully integrated CMOS transceiver compliant with IEEE 802.3z standard.
SMS3000 is a fully integrated CMOS transceiver compliant with ANSI X3T11 Fiber Channel standards.