AMD Receives All Necessary Approvals for Proposed Acquisition of Xilinx
AMD (NASDAQ: AMD) today announced that it has received approval from all necessary authorities to proceed with the acquisition of Xilinx, Inc. (NASDAQ: XLNX).
Vendor:
Xilinx, Inc.
Category:
Protocol Bridge
PLBv46 to PCI Full Bridge
The PLBv46 to PCI Full Bridge design provides full bridge functionality between the Xilinx PLB and a 32-bit Revision 2.2 complian…
Overview
The PLBv46 to PCI Full Bridge design provides full bridge functionality between the Xilinx PLB and a 32-bit Revision 2.2 compliant Peripheral Component Interconnect (PCI) bus.
The PCI32 core provides an interface with the PCI bus. Details of the LogiCORE™ IP PCI32 core operation is found in the Xilinx LogiCORE IP PCI32 Interface v3, in the Xilinx LogiCORE PCI32 Interface v4 Product Specification, and in the Xilinx LogiCORE IP PCI v3.0 and v4.1 User Guides.
Host bridge functionality (often called North bridge functionality) is an optional functionality. Configuration Read and Write PCI commands can be performed from the PLB-side of the bridge. The PLBV46 PCI Bridge supports a 32-bit/33 MHz PCI bus only.
The PLBV46 PCI Bridge design has parameters that allow customers to configure the bridge to suit their application. The parameterizable features and exceptions to the support of PCI commands are discussed in the data sheet.
Available to all licensees of the PCI32 LogiCORE IP cores.
The PCI32 core provides an interface with the PCI bus. Details of the LogiCORE™ IP PCI32 core operation is found in the Xilinx LogiCORE IP PCI32 Interface v3, in the Xilinx LogiCORE PCI32 Interface v4 Product Specification, and in the Xilinx LogiCORE IP PCI v3.0 and v4.1 User Guides.
Host bridge functionality (often called North bridge functionality) is an optional functionality. Configuration Read and Write PCI commands can be performed from the PLB-side of the bridge. The PLBV46 PCI Bridge supports a 32-bit/33 MHz PCI bus only.
The PLBV46 PCI Bridge design has parameters that allow customers to configure the bridge to suit their application. The parameterizable features and exceptions to the support of PCI commands are discussed in the data sheet.
Available to all licensees of the PCI32 LogiCORE IP cores.
Key features
- Independent SPLB, MPLB and PCI clocks
- 33 MHz, 32-bit PCI bus support
- Utilizes two pairs of FIFOs to exploit the separate master and slave PLBV46 IPIF modules.
- Includes a master IP module for remote PCI initiator transactions.
- Includes a slave IP module for remote PLB master transactions.
- The PLBV46 IPIF slave attachment has a timer that limits the time for both read and write data phase operations to complete. When the timer expires, Sl_MErr signal is asserted. See the PLBV46 IPIF Product Specification for details.
- Full bridge functionality
- PLB Master read and write of a remote PCI target (both single and burst)
- PCI Initiator read and write to a remote PLB slave (both single and multiple)
- I/O read and I/O write commands are supported only for PLB master read and writes of PCI I/O space as designated by its associated memory designator parameter. All memory space on the PLB-side is designated as memory space in the PCI sense, therefore, I/O commands cannot be used to access memory on the PLB-side.
- Configuration read and writes are supported.
- PCI Memory Read Line (MRL) command is supported.
- PCI Memory Write Invalidate (MWI) command is supported.
- Supports up to 3 PCI devices (or BARs in PCI context) with unique memory PCI memory space
- Asynchronous FIFOs with burst transfer support and backup capability for retrying transfers as needed.
- PCI Monitor output port to monitor PCI bus activity
Specifications
Identity
Part Number
EF-DI-PCI32-SP-PROJ EF-DI-PCI32-IP-SITE EF-DI-PCI-AL-SITE EF-DI-PCIX64-VE-SITE
Vendor
Xilinx, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Protocol Bridge IP core
AMD Acquisition of Xilinx Heats Up Competition with Intel
AMD’s acquisition of Xilinx in an all-stock transaction valued at $35 billion promises to raise the stakes in the second-ranked CPU maker’s competition with Intel.
AMD and Xilinx Provide Update Regarding Expected Timing of Acquisition Close
AMD (NASDAQ: AMD) and Xilinx, Inc. (NASDAQ: XLNX) today released the following statement related to the status of global regulatory approvals for AMD’s proposed acquisition of Xilinx.
Xilinx Launches Alveo U55C, Its Most Powerful Accelerator Card Ever, Purpose-Built for HPC and Big Data Workloads
Xilinx, the leader in adaptive computing, today at the SC21 supercomputing conference introduced the Alveo™ U55C data center accelerator card and a new standards-based, API-driven clustering solution for deploying FPGAs at massive scale.
Xilinx and Leading Broadcast and AV System and IP Integrators Deliver Complete, Production-Ready Multimedia Streaming End-Point Solutions
Xilinx today announced it is working with its IP and system integrator ecosystem to provide the industry’s first and only production-ready multimedia streaming endpoint solutions for broadcast and professional audio/video (AV) applications.
Resilience in Space: Designing Radiation-Tolerant Systems
Space is easily the most challenging environment for IC designers. Without Earth’s atmosphere to protect them, electronic systems are vulnerable to high-energy (ionizing) radiation including alpha and beta particles, gamma and x-rays as well as galactic cosmic radiation.
Frequently asked questions about Protocol Bridge IP cores
What is PLBv46 to PCI Full Bridge?
PLBv46 to PCI Full Bridge is a Protocol Bridge IP core from Xilinx, Inc. listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.