Vendor: TaraCom Integrated Products, Inc. Category: Single-Protocol PHY

Serial GMII 1.25 Gbps Phy

SGMII IP Phy is Serial Giga bit Media Independent Interface (SGMII) IP core and provides a single lane 1.25Gbps date rate interfa…

Contact Provider Request Datasheet

Overview

SGMII IP Phy is Serial Giga bit Media Independent Interface (SGMII) IP core and provides a single lane 1.25Gbps date rate interface to MAC layer and consists of Physical Convergent Sublayer (PCS) and Physical Media Dependent (PMD). SGMII IP transmitter includes Rate-Adaptation, Transmit state-machine and Serializer and transmitter IO blocks. The Receiver consists of Sampler, Clock Data Recovery (CDR) and high performance Phase-Lock Loop (PLL), Synchronization, Receive state-machine, and Rate adaptation blocks. The SGMII IP has a high performance rate Auto-negotiation block to negotiate rates between transmitter and receiver. The SGMII core is an ideal solution for applications requiring to connect the ASIC/SoC MAC to external 1000 BaseT Phy, where lowest power and pin counts is needed.

Key features

  • Supports Cisco Ver. 1.7 Serial-GMII specification
  • Single 1.0 V core supply
  • Supports GMII transfers
  • Jitter Generation below 0.2 UI, Jitter tolerance (CDR) exceed 0.72 IU
  • 1.25 Gbps Serial GMII interface
  • LVDS IO
  • At speed BIST SerDes Core
  • 1149.1 compatible JTAG port, and clause 22/45 MDIO interface

Specifications

Identity

Part Number
TRC1251CSG
Vendor
TaraCom Integrated Products, Inc.
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact TaraCom Integrated Products, Inc.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Serial GMII 1.25 Gbps Phy?

Serial GMII 1.25 Gbps Phy is a Single-Protocol PHY IP core from TaraCom Integrated Products, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP