FPGA-based Ethernet switches for real-time applications
Lattice Semiconductor and Flexibilis have released a Gigabit Ethernet Switch IP core that is scalable, non-blocking, and extensible
Vendor:
Lattice Semiconductor Corp.
Category:
Ethernet
HiGig Ethernet MAC
The HiGig™ MAC transmits and receives data between a host processor and a HiGig™ / Ethernet network that enables networking custo…
Overview
The HiGig™ MAC transmits and receives data between a host processor and a HiGig™ / Ethernet network that enables networking customers to add features like quality of service (QoS), port trunking, mirroring across devices, and link aggregation at higher layers of the OSI network model. The HiGig™ MAC ensures that the Media Access rules specified in the 802.3ae IEEE standard and HiGig™ Protocol definitions are met while transmitting a frame of data over Ethernet. On the receive side, it extracts the different components of a frame and transfers them to higher applications through a FIFO interface.
The HiGig™ / Ethernet MAC IP core is a user-configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased. The HiGig™ MAC IP core from Lattice supports the LatticeECP3 and LatticeSC/M FPGA families.
HiGig™, HiGig2™ are trademarks of Broadcom Corporation.
The HiGig™ / Ethernet MAC IP core is a user-configurable IP core, which allows the configuration of the IP and generation of a netlist and simulation file for use in designs. Please note that generating a bitstream may be prevented or the bitstream may have time logic present unless a license for the IP is purchased. The HiGig™ MAC IP core from Lattice supports the LatticeECP3 and LatticeSC/M FPGA families.
HiGig™, HiGig2™ are trademarks of Broadcom Corporation.
Key features
- Compliant to the Broadcom HiGig and HiGig2 Protocol Definitions
- 64-bit wide internal data path operating at a maximum frequency of 187.5 MHz (LatticeECP3 maximum 156 MHz)
- XGMII interface to the PHY layer (using IODDR external to the core)
- XAUI interface to the PHY layer (using PCS/SERDES external to the core)
- Simple FIFO interface with user’s application
- Optional multicast address filtering
- Transmit and receive statistics vector
- Optional statistics counters of length from 16 to 40 (external to the core)
- Variable-sized packet transmission with fixed sized messaging capability (HiGig2 Only)
- Programmable Inter Frame Gap
- Supports:
- Full duplex operation
- Flow control using PAUSE frames (for HiGig) and messaging (for HiGig2)
- Automatic padding of short frames
- Optional FCS generation during transmission
- Optional FCS stripping during reception
- Jumbo frames up to 16k
- Inter frame Stretch Mode during transmission
- Deficit Idle Coun
Block Diagram
HIG-MAC block diagram
Specifications
Identity
Part Number
HIG-MAC
Vendor
Lattice Semiconductor Corp.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about Ethernet IP core
FPGA-based Ethernet switches for real-time applications
Lattice Semiconductor and Flexibilis have released a Gigabit Ethernet Switch IP core that is scalable, non-blocking, and extensible.
FPGA-based video surveillance comes of age
Programmable FPGA devices are the perfect choice for interfacing with multiple high-resolution image sensors simultaneously...
Using FPGAs to build a compact, low cost, and low power Ethernet-to-Network Processor bridge
As carriers and cable providers begin rolling out triple-play and VoD services to their customers, OEMs are increasing their development efforts to roll out IP- (Internet Protocol) based systems, including PONs, CMTS, IP DSLAMs and other access and last-mile equipment. The common underlying physical layer for this is the ubiquitous Ethernet technology, now coupled with sophisticated QoS (Quality of Service) overlays.
Scale-Up Ethernet Ecosystem Ramps Up: Cadence ESUN Controller IP Available
Building on its High-Speed Ethernet controller IP family, Cadence provides ESUN-ready controller IP for next-generation AI scale-up networking.
Why 10BASE-T1S Automotive Ethernet SoC Verification Needs More Than Simulation?
This blog post explores how the team verified a 10BASE-T1S automotive ethernet subsystem using a Cadence tools-based multi-platform verification, which unifies simulation, emulation, and formal verification techniques.
Frequently asked questions about Ethernet IP cores
What is HiGig Ethernet MAC?
HiGig Ethernet MAC is a Ethernet IP core from Lattice Semiconductor Corp. listed on Semi IP Hub.
How should engineers evaluate this Ethernet?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Ethernet IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.