On the transmitter side, the PHY layer receives its inputs from the Media Access Control (MAC) layer.
- Channel Coding
- Mature
- Now
- Home Plug
Compute and acceleration IP cores are specialized hardware blocks designed to improve performance and efficiency in modern SoC and ASIC designs.
This category covers a diverse ecosystem of processing technologies, including CPU and microcontroller cores for embedded control and software execution, AI/ML accelerators for neural network processing, DSP and math engines for real-time signal processing, data compression accelerators for efficient storage and communications, and eFPGA fabrics that provide post-silicon flexibility and hardware reconfigurability.
Whether you are designing for edge AI, automotive systems, consumer electronics, or data center acceleration, you can identify the right IP to optimize your system performance.
On the transmitter side, the PHY layer receives its inputs from the Media Access Control (MAC) layer.
The Cortex-R8 processor delivers twice the performance of the Cortex-R7 processor.
The Arm® Cortex®-R52 delivers the highest level of integrated capability for functional safety of any Arm processor.
The Arm Cortex-R5 processor forms a simple migration path from the Cortex-R4 processor, and onwards to the higher performance Cor…
The Cortex-M7 processor enables partners to build the most sophisticated variety of MCUs and embedded SoCs.
The Cortex-M4 processor is developed to address digital signal control markets that demand an efficient, easy-to-use blend of con…
The Arm® Cortex®-M33 is the first feature rich implementation of the Armv8-M architecture.
The Arm® Cortex® -M23 is the smallest and most energy-efficient implementation of the Armv8-M architecture.
The Cortex-M0+ processor builds on the very successful Cortex-M0 processor, retaining full instruction set and tool compatibility…
The Arm® Cortex®-A73 is the most-efficient high-performance processor that implements the Armv8-A architecture.
The Arm® Cortex®-A72 is an efficient high-performance processor that implements the Armv8-A architecture.
The Cortex-A7 processor provides up to 20% more single thread performance than the Cortex-A5 and incorporates all features of the…
The Cortex-A53 processor has one to four cores, each with an L1 memory system and a single shared L2 cache.
The Arm Cortex-A35 processor is the most power-efficient application processor capable of seamlessly supporting 32-bit and 64-bit…
The Arm® Cortex®-A32 processor is the smallest, lowest-power Armv8-A processor optimized for 32-bit embedded applications.
The LTE Lite PHY supplied as a portable and synthesizable Verilog-2001 IP.
In the Sum Product Algorithm (SPA) for LDPC decoding the messages are sent from the check nodes to bit nodes after the SPA steps …
The K-best decoder is part of the MIMO decoder.
The K-best decoder is part of the MIMO decoder.
In order to achieve higher throughput, the turbo decoder uses up to 8-parallel MAP decoder.