HDLC & SDLC Protocol Controller
The HSDLC IP core implements a controller for the High-Level Data Link Control (HDLC) and the Synchronous Data Link Control (SDLC…
- HDLC
Low-Speed Control Interface IP cores provide the communication, control, monitoring, and management functions required by modern SoCs, microcontrollers, automotive systems, industrial equipment, and embedded platforms. These interfaces enable reliable connectivity between processors, sensors, peripherals, power-management devices, and external subsystems.
This catalog includes IP solutions for widely adopted control and management protocols such as I2C/I3C, SPI/QSPI/xSPI, UART, CAN, CAN FD, CAN XL, LIN, GPIO, IEEE 1588/PTP, MIPI RFFE, PMBus, Smartcard, ARINC 429, MIL-STD-1553, FlexRay, SENT, HDLC, and other specialized interfaces. Compare controller, target, and protocol IP offerings from multiple vendors based on standards compliance, feature sets, safety support, performance, and integration requirements.
HDLC & SDLC Protocol Controller
The HSDLC IP core implements a controller for the High-Level Data Link Control (HDLC) and the Synchronous Data Link Control (SDLC…
The I2C-MS core is a controller for the Inter-Integrated Circuit (I2C) bus.
CAN CC, CAN FD, and CAN XL Bus Controller
The CAN-CTRL implements a featured and reliable CAN bus controller that performs serial communication according to the Controller…
IEEE 1588 Boundary, Slave And Master Clock
The IPC9004 utilizes IPClock’s technology for IEEE 1588 v2 optimized for providing high quality frequency synchronization and Tim…
syn1588® enabled IEEE 1588 compliant clock synchronisation
The syn1588® Clock_M IP core offers the full syn1588® technology with a suitable number of trigger and IO events supported.
Implements an interface and controller for communicating between smart cards and host systems using a variety of standard system …
LIN Bus Master/Slave Controller
The LIN-CTRL core is a communication controller that transmits and receives LIN frames to perform serial communication according …
UART with FIFOs, IrDA and Synchronous CPU Interface
The H16750S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16750 device.
UART - Universal Asynchronous Receiver / Transmitter Core
The SI40U550 IP core is a Universal Asynchronous Receiver Transmitter fully compatible with the de - facto standard 16550 UART.
8530 - Serial Communication Controller
The SI85SCC30 SCC is a dual channel, multiprotocol data communications peripheral.
UART with FIFOs and Synchronous CPU Interface
The H16550S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16550 device.
UART with Synchronous CPU Interface
The H16450S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16450 device.
16-bit xSPI + PSRAM IP Solution including support for AP Memory's Xccela™ PSRAM and the latest LVpSRAM™
The xSPI/PSRAM master IP is easy to use, simple to work with, quick to operate, and reliable under all conditions.
Various onboard diagnostics protocols are currently available to be used for assembly line connectivity to various nodes etc.
Ethernet Filters for Precision Time Protocol on Automotive Ethernet
Various systems used in a car like Driver Assist System (ADAS) and Time-Sensitive Network (TSN) typically require large bandwidth…
UART
IP
SENT Protocol IP Core for Automotive Communication
The DSENT, a hardware implementation of the Single Edge Nibble Transmission (SENT) protocol controller.
SMBUS & PMBUS Master/Slave controller
The DPSMBUS is a fully-featured module based on the I2C protocol, which supports SMBus and PMBus functionalities.