CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
Build safety-critical automotive, aeronautic, space and other systems with the Functional Safety RISC-V Processor IP core from CAST and PolarFire® FPGAs.
Vendor:
CAST
Category:
UART
UART with Synchronous CPU Interface
The H16450S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16450 device.
Overview
The H16450S is a standard UART providing 100% software compatibility with the popular Texas Instruments 16450 device. It performs serial-to-parallel conversion on data originating from modems or other serial devices, and performs parallel-to-serial conversion on data from a CPU to these devices.
Developed for easy reuse in ASIC and FPGA applications, the H16450S is available optimized for several technologies with competitive utilization and performance characteristics.
Key features
- Capable of running all existing 16450 software
- Fully Synchronous design. All inputs and outputs are based on the rising edge of clock
- Adds or deletes standard asynchronous communication bits (start, stop and parity) to or from the serial data
- Independently controlled transmit, receive, line status and data set interrupts
- Programmable baud generator divides any input clock by 1 to (2**16 - 1) and generates the 16 x clock
- Modem control functions (CTSn, RTSn, DSRn, DTRn, RIn, and DCDn)
- Fully programmable serial interface characteristics:
- 5, 6, 7, or 8 bit characters
- Even, odd, or no-parity bit generation and detection
- 1, 1½, or 2 stop bit generation
- Baud generation
- False start bit detection
- Complete status register
- Internal diagnostic capabilities: loopback controls for communications link fault isolation
- Full prioritized interrupt system controls
Block Diagram
H16450S block diagram
Specifications
Identity
Part Number
H16450S
Vendor
CAST
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about UART IP core
8051s in Modern Systems: Interfacing to AMBA Buses
Despite being 40 years old, 8051 microcontrollers can still serve useful roles in modern systems. But integrating 8051s in today's systems with their de facto standard AMBA® buses, wider datapaths, and shared memories can seem impossible. Yet it can be done. Here we take a look at the challenges, and how to overcome them.
One Approach to IP Cores: Ten Years and Going Strong
One Approach to IP Cores: Ten Years and Going Strong
Securing UART communication interface in embedded IoT devices
With the increasing number of high-profile data and privacy breaches in the Internet of Things (IoT) systems, businesses and consumers have a greater awareness of the need for security when buying connected products.
Capturing a UART Design in MyHDL & Testing It in an FPGA
The universal asynchronous receiver/transmitter (UART) is an old friend to embedded systems engineers. It's probably the first communications protocol that we learn in college. In this article, we will design our very own UART using MyHDL.
Integrating Post-Quantum Cryptography (PQC) on Arty-Z7
Post-quantum cryptography (PQC) is moving from theory to engineering reality. With NIST-standardized algorithms ML-KEM (FIPS 203) and ML-DSA (FIPS 204) now finalized, FPGA developers face a practical challenge: How to integrate these algorithms efficiently on resource-constrained hardware?
Frequently asked questions about UART IP cores
What is UART with Synchronous CPU Interface?
UART with Synchronous CPU Interface is a UART IP core from CAST listed on Semi IP Hub.
How should engineers evaluate this UART?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UART IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.