TLM (Transaction-Level Modeling)
Transaction-Level Modeling (TLM) is a high-level modeling methodology used to describe communication and behavior within electronic systems at an abstract level. Rather than modeling individual signals and clock cycles, TLM represents interactions between components as transactions, such as memory reads, memory writes, or data transfers.
TLM is widely used in the semiconductor industry for system architecture exploration, virtual prototyping, software development, performance analysis, and early system validation. It is a key technology within the broader field of Electronic System-Level (ESL) design.
TLM Standards
TLM-1
TLM-1 introduced a collection of interfaces and communication mechanisms for transaction-based modeling.
While widely adopted, it lacked standardization across different modeling styles.
TLM-2.0
Developed by the Accellera Systems Initiative, TLM-2.0 introduced a standardized framework including:
- Generic Payload
- Blocking transport interfaces
- Non-blocking transport interfaces
- Direct Memory Interface (DMI)
- Standard socket mechanisms
TLM-2.0 has become the dominant transaction-level modeling standard.
Related Articles
- Design & Verify Virtual Platform with reusable TLM 2.0
- Using IP-XACT Metadata for a TLM Modeling Flow
- Moving to SystemC TLM for design and verification of digital hardware
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- TLM 2.0 Standard into Action: Designing Efficient Processor Simulators
Related Blogs
The Pulse
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- What the Cyber Resilience Act means for the future of chip design
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification
- IBM Debuts World’s First Sub-1 Nanometer Chip Technology
- Panmnesia Unveils Next-Stage CXL Switch and Controller at ISCA 2026
- Akeana Collaborates with Samsung Electronics, fast-tracking RISC-V Customers, Ecosystem for Server and Agentic AI Silicon
- Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark