TLM (Transaction-Level Modeling)
Transaction-Level Modeling (TLM) is a high-level modeling methodology used to describe communication and behavior within electronic systems at an abstract level. Rather than modeling individual signals and clock cycles, TLM represents interactions between components as transactions, such as memory reads, memory writes, or data transfers.
TLM is widely used in the semiconductor industry for system architecture exploration, virtual prototyping, software development, performance analysis, and early system validation. It is a key technology within the broader field of Electronic System-Level (ESL) design.
TLM Standards
TLM-1
TLM-1 introduced a collection of interfaces and communication mechanisms for transaction-based modeling.
While widely adopted, it lacked standardization across different modeling styles.
TLM-2.0
Developed by the Accellera Systems Initiative, TLM-2.0 introduced a standardized framework including:
- Generic Payload
- Blocking transport interfaces
- Non-blocking transport interfaces
- Direct Memory Interface (DMI)
- Standard socket mechanisms
TLM-2.0 has become the dominant transaction-level modeling standard.
Related Articles
- Design & Verify Virtual Platform with reusable TLM 2.0
- Using IP-XACT Metadata for a TLM Modeling Flow
- Moving to SystemC TLM for design and verification of digital hardware
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- TLM 2.0 Standard into Action: Designing Efficient Processor Simulators
Related Blogs
The Pulse
- Silvaco Reports Second Quarter 2026 Financial Results
- Arteris Announces Financial Results for the Second Quarter and Estimated Third Quarter and Updated Full Year 2026 Guidance
- Beyond the Fab: Building Europe’s Next Generation of Semiconductor Champions
- Xiphera Achieves ISO/IEC 27001:2022 Certification
- Arteris Appoints Saurabh Sinha as Chief Financial Officer
- UMC Reports Sales for July 2026
- M31 Board Approves Private Placement to Bring in ASPEED as Strategic Investor
- Global IP Core Launches Licensable Zigbee Transceiver PHY IP Core
- Rambus Initiates $100 Million Accelerated Share Repurchase Program
- GUC Monthly Sales Report – July 2026
- Samsung Unveils Next-Gen 3D-Memory Vision at FMS 2026, Charting the Future of AI Infrastructure
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- NEO Semiconductor Launches NEO.AI Memory Platform to Solve AI’s Two Biggest Memory Bottlenecks
- Ceva and Actions Technology Collaborate to Bring Bluetooth HDT Audio Chips to Market
- New 3D Flash Memory Technology from Kioxia and Sandisk Achieves Industry’s Highest Bit Density for QLC NAND