TLM (Transaction-Level Modeling)
Transaction-Level Modeling (TLM) is a high-level modeling methodology used to describe communication and behavior within electronic systems at an abstract level. Rather than modeling individual signals and clock cycles, TLM represents interactions between components as transactions, such as memory reads, memory writes, or data transfers.
TLM is widely used in the semiconductor industry for system architecture exploration, virtual prototyping, software development, performance analysis, and early system validation. It is a key technology within the broader field of Electronic System-Level (ESL) design.
TLM Standards
TLM-1
TLM-1 introduced a collection of interfaces and communication mechanisms for transaction-based modeling.
While widely adopted, it lacked standardization across different modeling styles.
TLM-2.0
Developed by the Accellera Systems Initiative, TLM-2.0 introduced a standardized framework including:
- Generic Payload
- Blocking transport interfaces
- Non-blocking transport interfaces
- Direct Memory Interface (DMI)
- Standard socket mechanisms
TLM-2.0 has become the dominant transaction-level modeling standard.
Related Articles
- Design & Verify Virtual Platform with reusable TLM 2.0
- Using IP-XACT Metadata for a TLM Modeling Flow
- Moving to SystemC TLM for design and verification of digital hardware
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- TLM 2.0 Standard into Action: Designing Efficient Processor Simulators
Related Blogs
The Pulse
- Europe’s Chip Industry: Perfect Storm or Perfect Timing?
- GSPIM: A Temporal-Locality-Aware 4D Gaussian Splatting Accelerator with Polymorphic PIM and Multi-Frame Rendering Dataflow
- Skymizer and MiTAC Computing to Showcase a 2.8-Trillion-Parameter AI Model Running on a Single Air-Cooled Server at SC26
- Arteris Announces Financial Results for the Third Quarter and Estimated Fourth Quarter and Updated Full Year 2026 Guidance
- AccelerComm Partners With Tier-1 Mobile Network Operator to Pioneer AI-Controlled Energy Consumption in 5G Networks
- The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival
- proteanTecs Appoints Head of Cadence Japan Toshifumi Kaneko to Advisory Board
- From photon to actuation: How physical AI is redefining embedded compute
- Arteris Surpasses 1,000 Customer Design Starts, Highlighting the Evolution of Semiconductor Design
- Memory Admission and Result-Retention Sizing in an RV32IMC FPGA Soft Processor
- European Fabless Semiconductor Association formally launched in Brussels; semiconductor veteran Paul de Bot named its first President
- Secure Boot for embedded Linux on Efinix Ti375C529: Getting started with KiviBoot-Linux
- Linkpower Brings Bluetooth LE Connectivity to Industrial MCUs with Ceva-Waves IP
- Kudelski Labs and u-blox Expand Strategic Collaboration to Deliver Next-Generation Secure Semiconductor Platforms
- Akida in High-Frequency Trading: The Smart Signal Layer