TLM (Transaction-Level Modeling)
Transaction-Level Modeling (TLM) is a high-level modeling methodology used to describe communication and behavior within electronic systems at an abstract level. Rather than modeling individual signals and clock cycles, TLM represents interactions between components as transactions, such as memory reads, memory writes, or data transfers.
TLM is widely used in the semiconductor industry for system architecture exploration, virtual prototyping, software development, performance analysis, and early system validation. It is a key technology within the broader field of Electronic System-Level (ESL) design.
TLM Standards
TLM-1
TLM-1 introduced a collection of interfaces and communication mechanisms for transaction-based modeling.
While widely adopted, it lacked standardization across different modeling styles.
TLM-2.0
Developed by the Accellera Systems Initiative, TLM-2.0 introduced a standardized framework including:
- Generic Payload
- Blocking transport interfaces
- Non-blocking transport interfaces
- Direct Memory Interface (DMI)
- Standard socket mechanisms
TLM-2.0 has become the dominant transaction-level modeling standard.
Related Articles
- Design & Verify Virtual Platform with reusable TLM 2.0
- Using IP-XACT Metadata for a TLM Modeling Flow
- Moving to SystemC TLM for design and verification of digital hardware
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- TLM 2.0 Standard into Action: Designing Efficient Processor Simulators
Related Blogs
The Pulse
- How Cache Coherency Simplifies AI Software
- Multiple neuromorphic chips, one grid, no new middleware
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Achronix Announces Availability of High-Performance JESD204C IP Core for Speedster7t FPGAs
- Embedded Security explained: Digital signatures
- Apple’s processor cadence: A pending stutter-step for improved long-term edge inference?