TLM (Transaction-Level Modeling)
Transaction-Level Modeling (TLM) is a high-level modeling methodology used to describe communication and behavior within electronic systems at an abstract level. Rather than modeling individual signals and clock cycles, TLM represents interactions between components as transactions, such as memory reads, memory writes, or data transfers.
TLM is widely used in the semiconductor industry for system architecture exploration, virtual prototyping, software development, performance analysis, and early system validation. It is a key technology within the broader field of Electronic System-Level (ESL) design.
TLM Standards
TLM-1
TLM-1 introduced a collection of interfaces and communication mechanisms for transaction-based modeling.
While widely adopted, it lacked standardization across different modeling styles.
TLM-2.0
Developed by the Accellera Systems Initiative, TLM-2.0 introduced a standardized framework including:
- Generic Payload
- Blocking transport interfaces
- Non-blocking transport interfaces
- Direct Memory Interface (DMI)
- Standard socket mechanisms
TLM-2.0 has become the dominant transaction-level modeling standard.
Related Articles
- Design & Verify Virtual Platform with reusable TLM 2.0
- Using IP-XACT Metadata for a TLM Modeling Flow
- Moving to SystemC TLM for design and verification of digital hardware
- System Performance Analysis and Software Optimization Using a TLM Virtual Platform
- TLM 2.0 Standard into Action: Designing Efficient Processor Simulators
Related Blogs
The Pulse
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- GUC Monthly Sales Report – May 2026
- Supermicro Collaborates with Arm to Deliver a New Class of Energy-Efficient Rack-Scale Infrastructure for Enterprise Agentic AI
- Rapidus Completes 150 Billion Yen Funding Round from Japan Government
- UMC Reports Sales for May 2026
- Designing PAs at the Speed of AI: Falcomm Introduces GaNdalph.ai using GF RFGaN1 at IMS 2026
- From Classical CAN and CAN FD to CAN XL: Functional Safety and Security for Next-Generation In-Vehicle Communication
- NVIDIA Joins the Windows on Arm Ecosystem, Driving Arm-Based AI Notebook Penetration to 34.2% by 2029, Says TrendForce
- Accelerating Embedded Memory Performance with 16-bit xSPI PSRAM IP
- Kandou AI Demonstrates Revolutionary 260 Gbps Tigerwing™ Chip-to-Chip Interface in Silicon at 2026 TSMC Europe Technology Symposium
- INNOSILICON Unveils Full Suite of High-Speed UALink IP, Powering Next-Gen Token Factories with Enhanced Productivity
- Why nonce reuse can break AES-GCM security in embedded systems
- InPsytech Highlights UCIe Innovation at COMPUTEX with UCIe Live Demo and Ultra-high speed ONFI 6400 Development
- Functional Safety & Security Aspects of CAN XL
- Quobly secures €115 million Series A to bring silicon-based quantum computers to market