Adaptive Body Biasing (ABB)
Adaptive Body Biasing (ABB) is an advanced power and performance optimization technique used in modern semiconductor technologies—especially in FDSOI, advanced CMOS, IoT chips, mobile processors, and automotive electronics. ABB dynamically adjusts a transistor’s threshold voltage (Vt) by applying forward or reverse biasing to the substrate (body), enabling higher performance, lower leakage, and optimized energy efficiency across different workloads and temperature conditions.
Related Articles
Related Products
- Automotive Adaptive Body Biasing Generator - GLOBALFOUNDRIES 22FDX
- Adaptive Body Bias Generator on Samsung 28nm LN28FDS
- Low Power Memory Compiler - 1-Port Register File Compiler - GF 22nm FDX
- Low Power Memory Compiler - Single Port SRAM - GF 22nm FDX
- Single Rail SRAM GLOBALFOUNDRIES 22FDX
See all 7 related products in the Catalog
Related Blogs
Related News
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- Enabled on makeChip and powered by Racyics, the SpiNNaker2 chip forms the core of the newly launched SpiNNcould supercomputer!
- Efficient and GlobalFoundries Partner to Enable a New Category of Ultra Energy-Efficient, High-Performance Processors
- Racyics wins new automotive customer for its GF 22FDX Adaptive-Body-Biasing solution
- CSEM and USJC team up to develop an ultra-low-power chip
The Pulse
- aiMotive announces aiWare5, delivering unrivalled flexibility and scalability for L2+ to L4 automotive AI workloads
- Why Vision LLMs Force A Rethink Of Edge AI Hardware
- eFPGA: The ASIC Power-Up, Not an Off-the-Shelf Substitute
- IC Manage GDP-AI Transforms IP Lifecycle Management with Generative and Agentic AI
- BrainChip Expands AI Ecosystem with Strategic Software Partners
- Cadence Joins OpenTitan as a Tools Partner to Accelerate Open-Source Silicon Security
- TES is extending its on-chip sensor IP portfolio
- UMC Announces Release of 14nm eHV FinFET Platform, Advancing Innovation in Next-Generation Smartphone Displays
- Weebit Nano raises $15 million via strongly supported SPP
- Fractile raises $220M to build the next generation of inference hardware
- Heterogeneous SoC Integrating an Open-Source Recurrent SNN Accelerator for Neuromorphic Edge Computing on FPGA
- QuickLogic Announces New Seven-Figure FPGA Hard IP Contract
- A Reconfigurable Multiplier Architecture for Error-Resilient Applications in RISC-V Core
- Siemens democratizes EDA software access for European electronics industry through the Chips JU European Chips Design Platform (EuroCDP) project
- Siemens unveils AI-powered library characterization to accelerate semiconductor design