FDSOI
FDSOI (Fully Depleted Silicon-On-Insulator) is a semiconductor fabrication technology where a thin silicon layer is placed on top of an insulating layer (buried oxide). This structure allows the transistor channel to be fully depleted, enabling better control over short-channel effects, lower leakage current, and higher switching speed compared to conventional bulk CMOS.
Key characteristics of FDSOI:
- Thin silicon layer fully depletes carriers
- Buried oxide isolates the active silicon layer from the substrate
- Enables body-biasing techniques to dynamically adjust transistor performance
Related Articles
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- It's Time to Look at FD-SOI (Again)
- Electronic Circuit Design for RF Energy Harvesting using 28nm FD-SOI Technology
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
- Optimizing Energy Efficiency in Subthreshold RISC-V Cores
Related Products
- MIPI D-PHY Transmitter/Receiver for Samsung 28nm FD-SOI
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- Samsung 28nm FDSOI MIPI DPHY V1.1
- Samsung 28nm FDSOI 1.8v/1.0v LVDS Transmitter
- Samsung 28nm FDSOI 1.8v/1.0v sub-LVDS Receiver
See all 70 related products in the Catalog
Related Blogs
- FDSOI Status and Roadmap
- FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey
- FD-SOI State of the Union: There's Supply - Is There Demand?
- Silicon on Nothing: the Origins of FD-SOI
- GloFo's 12nm FD-SOI: why it makes headlines in China
Related News
- CEA‑Leti Advances European FD-SOI Innovation with GlobalFoundries’ Collaboration in the FAMES Pilot Line
- Quobly marks a new milestone towards industrialization with Soitec’s 28Si FD-SOI substrates now cycling in ST’s 300mm fab
- Soitec and CEA partner to develop automotive cybersecurity with advanced FD-SOI technology
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- CEA-Leti and Soitec Announce Strategic Partnership to Leverage FD-SOI for Enhanced Security of Integrated Circuits
The Pulse
- proteanTecs and GUC Expand Collaboration to Provide Lifecycle Health and Performance Monitoring for Custom SoCs
- Cadence Expands ChipStack AI Super Agent with a New Agent for RTL Generation and Early PPA Optimization
- VSpector: Specification-Driven Bug Detection for RISC-V CPUs
- Demystifying Gate-Level Localization of RTL Trojans
- IPrium releases PCM/FM Demodulator for Aerospace Telemetry
- Pioneering Secure-by-Design in the Age of the European CRA
- Nanoveu Gets First 16nm ECS-DoT Silicon from TSMC
- GUC Announces 2nm 16 Gbps HBM4E IP
- Microchip Technology Completes Acquisition of Hailo
- ChipAgents Helps eMemory Cut NVM IP Functional-Model Verification Effort by 80%
- Analog Bits to Participate in a Customer Test Chip Tapeout on TSMC A14 and Present Papers with Cerebras, Arm and Socionext on Real-Time On-Chip Power Sensing and Delivery at 2026 TSMC Global OIP Ecosystem Events
- Overcoming power management IP challenges
- QuickLogic Announces Chief Financial Officer Transition
- ASICLAND to Showcase AxHub™ and Mass-Produced Chips at TSMC OIP Forum
- Can Agents Design Better Chips with a Higher Level Abstraction?