FDSOI
FDSOI (Fully Depleted Silicon-On-Insulator) is a semiconductor fabrication technology where a thin silicon layer is placed on top of an insulating layer (buried oxide). This structure allows the transistor channel to be fully depleted, enabling better control over short-channel effects, lower leakage current, and higher switching speed compared to conventional bulk CMOS.
Key characteristics of FDSOI:
- Thin silicon layer fully depletes carriers
- Buried oxide isolates the active silicon layer from the substrate
- Enables body-biasing techniques to dynamically adjust transistor performance
Related Articles
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- It's Time to Look at FD-SOI (Again)
- Electronic Circuit Design for RF Energy Harvesting using 28nm FD-SOI Technology
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
- Optimizing Energy Efficiency in Subthreshold RISC-V Cores
Related Blogs
- FDSOI Status and Roadmap
- FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey
- FD-SOI State of the Union: There's Supply - Is There Demand?
- Silicon on Nothing: the Origins of FD-SOI
- GloFo's 12nm FD-SOI: why it makes headlines in China
Related News
- Quobly marks a new milestone towards industrialization with Soitec’s 28Si FD-SOI substrates now cycling in ST’s 300mm fab
- Soitec and CEA partner to develop automotive cybersecurity with advanced FD-SOI technology
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- CEA-Leti and Soitec Announce Strategic Partnership to Leverage FD-SOI for Enhanced Security of Integrated Circuits
- FAMES makes its open call for 10nm, 7nm FD-SOI
The Pulse
- Faraday Broadens IP Offerings on UMC’s 14nm Process for Edge AI and Consumer Markets
- Accellera Approves Clock and Reset Domain Crossing (CDC/RDC) Standard 1.0 for Release
- Jmem Tek Joins the Intel Foundry Accelerator Ecosystem Alliance Program, Enabling JPUF and Post-Quantum Security Designs
- Credo Acquires CoMira Solutions
- How 224G SerDes Unifies Today’s AI Fabrics
- Nvidia Sells Arm Shares, Signals Realignment of AI Portfolio
- Innatera Selects Synopsys Simulation to Scale Brain-Inspired Processors for Edge Devices
- Silicon Insurance: Why eFPGA is Cheaper Than a Respin
- Siemens accelerates integrated circuit design and verification with agentic AI in Questa One
- Weebit Nano achieves record half-year revenue; licenses ReRAM to Tier-1 Texas Instruments
- IObundle Releases Open-Source UART16550 Core for FPGA SoC Design
- Rapidus Secures 267.6 Billion Yen in Funding from Japan Government and Private Sector Companies
- DNP Invests in Rapidus to Support the Establishment of Mass Production for Next-Generation Semiconductors
- AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
- Breker Verification Systems and Moores Lab AI Partner to Create First AI-Driven SoC Verification Solution