FDSOI
FDSOI (Fully Depleted Silicon-On-Insulator) is a semiconductor fabrication technology where a thin silicon layer is placed on top of an insulating layer (buried oxide). This structure allows the transistor channel to be fully depleted, enabling better control over short-channel effects, lower leakage current, and higher switching speed compared to conventional bulk CMOS.
Key characteristics of FDSOI:
- Thin silicon layer fully depletes carriers
- Buried oxide isolates the active silicon layer from the substrate
- Enables body-biasing techniques to dynamically adjust transistor performance
Related Articles
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- It's Time to Look at FD-SOI (Again)
- Electronic Circuit Design for RF Energy Harvesting using 28nm FD-SOI Technology
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
- Optimizing Energy Efficiency in Subthreshold RISC-V Cores
Related Products
- MIPI D-PHY Transmitter/Receiver for Samsung 28nm FD-SOI
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- Samsung 28nm FDSOI MIPI DPHY V1.1
- Samsung 28nm FDSOI 1.8v/1.0v LVDS Transmitter
- Samsung 28nm FDSOI 1.8v/1.0v sub-LVDS Receiver
See all 70 related products in the Catalog
Related Blogs
- FDSOI Status and Roadmap
- FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey
- FD-SOI State of the Union: There's Supply - Is There Demand?
- Silicon on Nothing: the Origins of FD-SOI
- GloFo's 12nm FD-SOI: why it makes headlines in China
Related News
- CEA‑Leti Advances European FD-SOI Innovation with GlobalFoundries’ Collaboration in the FAMES Pilot Line
- Quobly marks a new milestone towards industrialization with Soitec’s 28Si FD-SOI substrates now cycling in ST’s 300mm fab
- Soitec and CEA partner to develop automotive cybersecurity with advanced FD-SOI technology
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- CEA-Leti and Soitec Announce Strategic Partnership to Leverage FD-SOI for Enhanced Security of Integrated Circuits
The Pulse
- How Cache Coherency Simplifies AI Software
- Multiple neuromorphic chips, one grid, no new middleware
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- Beyond Trusted: What the NSA’s New Guidance Means for Hardware Security
- First Benchmarks Revealed for Jalapeño, OpenAI’s Clean-Sheet General Purpose AI Accelerator ASIC
- A scalable, shader-programmable vector graphics GPU core for low-power MCUs
- MIPS Leads Open Standards Development for Physical AI Platforms as RISC-V International Premier Member
- SEALSQ’s Subsidiary IC'Alps Advances QASIC Roadmap for Sovereign, Quantum-Resistant Application-Specific Integrated Circuits
- NVMe 2.4 Update Adds Post-Quantum Security, Power Controls
- Agentrys Raises $24.5 Million to Build Agentic Design Automation for Chipmakers
- Navigating ISO 26262 Part 11: A Guide for Semiconductor Architects
- Achronix Announces Availability of High-Performance JESD204C IP Core for Speedster7t FPGAs
- Embedded Security explained: Digital signatures
- Apple’s processor cadence: A pending stutter-step for improved long-term edge inference?