FDSOI
FDSOI (Fully Depleted Silicon-On-Insulator) is a semiconductor fabrication technology where a thin silicon layer is placed on top of an insulating layer (buried oxide). This structure allows the transistor channel to be fully depleted, enabling better control over short-channel effects, lower leakage current, and higher switching speed compared to conventional bulk CMOS.
Key characteristics of FDSOI:
- Thin silicon layer fully depletes carriers
- Buried oxide isolates the active silicon layer from the substrate
- Enables body-biasing techniques to dynamically adjust transistor performance
Related Articles
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- It's Time to Look at FD-SOI (Again)
- Electronic Circuit Design for RF Energy Harvesting using 28nm FD-SOI Technology
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
- Optimizing Energy Efficiency in Subthreshold RISC-V Cores
Related Products
- MIPI D-PHY Transmitter/Receiver for DSI/CSI-2 on Samsung 28nm FD-SOI
- GLOBALFOUNDARIES 22nm FDSOI LVDS Transceiver Pad
- Samsung 28nm FDSOI MIPI DPHY V1.1
- Samsung 28nm FDSOI 1.8v/1.0v LVDS Transmitter
- Samsung 28nm FDSOI 1.8v/1.0v sub-LVDS Receiver
See all 70 related products in the Catalog
Related Blogs
- FDSOI Status and Roadmap
- FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey
- FD-SOI State of the Union: There's Supply - Is There Demand?
- Silicon on Nothing: the Origins of FD-SOI
- GloFo's 12nm FD-SOI: why it makes headlines in China
Related News
- CEA‑Leti Advances European FD-SOI Innovation with GlobalFoundries’ Collaboration in the FAMES Pilot Line
- Quobly marks a new milestone towards industrialization with Soitec’s 28Si FD-SOI substrates now cycling in ST’s 300mm fab
- Soitec and CEA partner to develop automotive cybersecurity with advanced FD-SOI technology
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- CEA-Leti and Soitec Announce Strategic Partnership to Leverage FD-SOI for Enhanced Security of Integrated Circuits
The Pulse
- onsemi to Acquire Synaptics to Enable the Next Generation of Intelligent Systems for Physical AI
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- EdgeAI Licensed Andes Technology CPU IP to Power Next-Generation Edge AI Neuromorphic Solution
- Jim Keller: ‘AI Still Obeys the Old Laws of Compute’
- OpenAI and Broadcom unveil LLM-optimized inference chip
- What the Cyber Resilience Act means for the future of chip design
- RAAAM Selects Avnet ASIC as its VCA Partner for TSMC’s 2nm GCRAM Development and Qualification
- IBM Debuts World’s First Sub-1 Nanometer Chip Technology
- Panmnesia Unveils Next-Stage CXL Switch and Controller at ISCA 2026
- Akeana Collaborates with Samsung Electronics, fast-tracking RISC-V Customers, Ecosystem for Server and Agentic AI Silicon
- Arteris Technology Licensed by SiEngine for Next – Generation Automotive SoCs
- When Your IP Vendor Has Operated 150,000 Base Stations: Introducing Viettel Semiconductor
- Innatera and Akeana collaborate to advance energy-efficient RISC-V compute for edge AI
- SOC-E and SafeCore Devices to unveil a new TSN End Point IP Core: AeroTSN-EP
- RISC-V Market Leadership Helped Andes Technology Drive Cumulative Shipments of AndesCore-Powered™ SoCs Beyond the 20 Billion Mark