FDSOI
FDSOI (Fully Depleted Silicon-On-Insulator) is a semiconductor fabrication technology where a thin silicon layer is placed on top of an insulating layer (buried oxide). This structure allows the transistor channel to be fully depleted, enabling better control over short-channel effects, lower leakage current, and higher switching speed compared to conventional bulk CMOS.
Key characteristics of FDSOI:
- Thin silicon layer fully depletes carriers
- Buried oxide isolates the active silicon layer from the substrate
- Enables body-biasing techniques to dynamically adjust transistor performance
Related Articles
- FD-SOI: A Cyber-Resilient Substrate Against Laser Fault Injection—The Future Platform for Secure Automotive Electronics
- It's Time to Look at FD-SOI (Again)
- Electronic Circuit Design for RF Energy Harvesting using 28nm FD-SOI Technology
- A 0.32 mm² 100 Mb/s 223 mW ASIC in 22FDX for Joint Jammer Mitigation, Channel Estimation, and SIMO Data Detection
- Optimizing Energy Efficiency in Subthreshold RISC-V Cores
Related Blogs
- FDSOI Status and Roadmap
- FD-SOI vs FinFET: Dan Hutcheson Re-Runs His Survey
- FD-SOI State of the Union: There's Supply - Is There Demand?
- Silicon on Nothing: the Origins of FD-SOI
- GloFo's 12nm FD-SOI: why it makes headlines in China
Related News
- Quobly marks a new milestone towards industrialization with Soitec’s 28Si FD-SOI substrates now cycling in ST’s 300mm fab
- Soitec and CEA partner to develop automotive cybersecurity with advanced FD-SOI technology
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- CEA-Leti and Soitec Announce Strategic Partnership to Leverage FD-SOI for Enhanced Security of Integrated Circuits
- FAMES makes its open call for 10nm, 7nm FD-SOI
The Pulse
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Ensuring reliability in Advanced IC design
- A Closer Look at proteanTecs Health and Performance Management Solutions Portfolio
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- Enabling Memory Choice for Modern AI Systems: Tenstorrent and Rambus Deliver Flexible, Power-Efficient Solutions
- Verification Sanity in Chiplets & Edge AI: Avoid the “Second Design” Trap
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- Embedded Security explained: Cryptographic Hash Functions
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions
- TSMC Debuts A13 Technology at 2026 North America Technology Symposium
- Arm and Google Cloud redefine agentic AI infrastructure with Axion processors
- Cadence Collaborates with TSMC to Accelerate Design of Next-Generation AI Silicon
- Synopsys Partners with TSMC to Power Next-Generation AI Systems with Silicon Proven IP and Certified EDA Flows