SystemC

SystemC is a C++ class library and simulation framework used for modeling, designing, and verifying electronic systems at multiple levels of abstraction. It enables engineers to represent hardware, software, and complete systems within a unified simulation environment.

SystemC has become one of the most widely adopted technologies for Electronic System-Level (ESL) design, virtual prototyping, and transaction-level modeling.

SystemC was originally developed during the late 1990s to address the growing complexity of System-on-Chip design.

The language was standardized by the IEEE as IEEE 1666, providing a common framework for system-level hardware modeling.

Today, SystemC is maintained and promoted by the Accellera Systems Initiative.

Related Articles

• SystemVerilog versus SystemC
• Optimization Methodologies for Cycle-Accurate SystemC Models Converted from RTL VHDL
• SystemC in SOC Development
• Open-source Framework and Practical Considerations for Translating RTL VHDL to SystemC
• Moving to SystemC TLM for design and verification of digital hardware

Related Blogs

• Using SystemC TLM Modeling To Solve AI Data Movement Challenges
• Developing the Skill Set Required for SystemC TLM-Based Hardware Design and Verification
• Latest version of SystemC, IEEE 1666-2011, now supports TLM 2.0
• What Does SystemC Mean for Design and Verification?
• The Increasing Role of SystemC in System Design