Extreme Ultraviolet Lithography (EUV)
Extreme Ultraviolet Lithography (EUV) is an advanced semiconductor manufacturing technology used to print extremely small features onto silicon wafers during integrated circuit fabrication. EUV lithography uses light with a wavelength of approximately 13.5 nanometers, enabling the production of highly advanced semiconductor devices with very high transistor density.
EUV is considered one of the most important enabling technologies for modern semiconductor process nodes, including 7 nm, 5 nm, 3 nm, and future angstrom-class technologies.
The technology is primarily deployed in advanced fabrication facilities operated by companies such as TSMC, Samsung Electronics, and Intel using lithography systems supplied by ASML.
Background
Lithography is the process used in semiconductor manufacturing to transfer circuit patterns from a photomask onto a silicon wafer coated with photoresist material.
Historically, the semiconductor industry used progressively shorter wavelengths to increase transistor density:
| Technology | Wavelength |
|---|---|
| g-line | 436 nm |
| i-line | 365 nm |
| Deep Ultraviolet (DUV) | 248 nm / 193 nm |
| Extreme Ultraviolet (EUV) | 13.5 nm |
As transistor dimensions continued shrinking in accordance with Moore's Law, conventional DUV lithography increasingly required complex multiple-patterning techniques. EUV was developed to simplify patterning and improve scalability for advanced semiconductor nodes.
The Pulse
- Europe’s Chip Industry: Perfect Storm or Perfect Timing?
- GSPIM: A Temporal-Locality-Aware 4D Gaussian Splatting Accelerator with Polymorphic PIM and Multi-Frame Rendering Dataflow
- Skymizer and MiTAC Computing to Showcase a 2.8-Trillion-Parameter AI Model Running on a Single Air-Cooled Server at SC26
- Arteris Announces Financial Results for the Third Quarter and Estimated Fourth Quarter and Updated Full Year 2026 Guidance
- AccelerComm Partners With Tier-1 Mobile Network Operator to Pioneer AI-Controlled Energy Consumption in 5G Networks
- The $725 Million Chip Development: Why Execution Risk, Not IP Cost, Now Dictates Advanced-Node Survival
- proteanTecs Appoints Head of Cadence Japan Toshifumi Kaneko to Advisory Board
- From photon to actuation: How physical AI is redefining embedded compute
- Arteris Surpasses 1,000 Customer Design Starts, Highlighting the Evolution of Semiconductor Design
- Memory Admission and Result-Retention Sizing in an RV32IMC FPGA Soft Processor
- European Fabless Semiconductor Association formally launched in Brussels; semiconductor veteran Paul de Bot named its first President
- Secure Boot for embedded Linux on Efinix Ti375C529: Getting started with KiviBoot-Linux
- Linkpower Brings Bluetooth LE Connectivity to Industrial MCUs with Ceva-Waves IP
- Kudelski Labs and u-blox Expand Strategic Collaboration to Deliver Next-Generation Secure Semiconductor Platforms
- Akida in High-Frequency Trading: The Smart Signal Layer