Revolutionising semiconductor design
Andy Nightingale, Vice President Product Management & Marketing at Arteris, discusses exciting developments at the company: the launch of FlexGen, smart network-on-chip IP accelerating chip design by up to 10x, enhancing engineering efficiency by 3x and with AI-driven heuristics reducing wire length by up to 30% the immediate availability of the latest generation of Magillem Registers technology for SoC integration automation, featuring significant advancements to performance, capacity, standards support, and usability and the news that Nextchip has licensed Arteris’ FlexNoC 5 interconnect IP with Functional Safety for its EFREET1 project for automotive vision.
Brought to you by Silicon Semiconductor
Related Semiconductor IP
- FlexGen Smart Network-on-Chip (NoC) IP
- Network-on-Chip (NoC)
- NoC Verification IP
- NoC System IP
- Cloud-active NOC configuration tool for generating and simulating Coherent and Non-Coherent NoCs
Related Videos
- How to design robust SoC with ESD and power management IP
- RISC-V Design Innovations with Custom Extensions
- Architecture Exploration of SoC with Arm IP using VisualSim Architect
- SoC Clocking Architectures – Design and Implementation
Latest Videos
- Software to silicon with RISC-V for Physical AI
- Breaking the Memory Wall: How New Memory Architectures are Reshaping AI Inference
- Functional Safety & Security Aspects of CAN XL
- Powering the AI Supercycle: Design for AI and AI for Design - Anirudh Devgan
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors