RISC-V Design Innovations with Custom Extensions
Andes and Synopsys present a ‘software first’ design flow using virtual platforms/prototypes allows RISC-V developers to explore new hardware configuration options with application SW workloads and full OS support.
Related Semiconductor IP
- Verification IP for MIPI SoundWire
- 100M/1G/ TSN Endpoint DO-254 IP Core
- Image Signal Processor
- H.265 / HEVC Video Codec
- H.264 / AVC Video Encoder
Related Videos
- How to design robust SoC with ESD and power management IP
- Architecture Exploration of SoC with Arm IP using VisualSim Architect
- Scaling AI from Edge to Data Center with SiFive RISC-V Vectors
- Software to silicon with RISC-V for Physical AI
Latest Videos
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs
- The Future of AI Scale-Up: Latest Advancements in UALink Technology