Vendor: Arteris Category: Network-On-Chip

FlexGen Smart Network-on-Chip (NoC) IP

AI-enhanced automation for smarter SoC and chiplet designs.

Contact Provider Request Datasheet

Overview

AI-enhanced automation for smarter SoC and chiplet designs.

Arteris FlexGen® introduces cutting-edge AI heuristics and machine learning, automating NoC topology generation to achieve up to 10x faster design iterations than traditional methods.

  • Optimize wire length.
  • Reduce latency.
  • Improve power efficiency.
  • Minimize manual intervention.

Designed for automotive, data centers, and industrial electronics applications, FlexGen shortens design cycles, enabling faster time-to-market and/or multiple design explorations for the most complex systems.

Key features

  • Smart NoC automation
  • Topology generation with minimum wire length
  • Scripting-driven regular topology creation
  • Incremental design capability
  • Auto-timing closure assist
  • … plus all the key features of FlexNoC 5

Benefits

10x productivity boost

Smart NoC generation is 10x faster than traditional NoC flows, shortening SoC or chiplet iterations from weeks to days for design efficiency.

Expert-level results

Minimal effort for top-quality results and three times improvement in engineering efficiency across all NoCs. Algorithms minimize routing congestion, improving silicon area during physical design, with proven links to physical synthesis, place, and route to support tape-out success.

Wire length reduction-driven performance

Smart AI heuristics using machine-learning technology deliver an optimized topology with an average wire length reduction of up to 30%, reducing overall latency by up to 10%, and delivering power improvements across the design.

Specifications

Identity

Part Number
FlexGen
Vendor
Arteris
Type
Silicon IP

Videos

Arteris FlexGen Smart NoC IP Revolutionizes Complex SoC Designs
FlexGen from Arteris is a smart network-on-chip IP that revolutionizes complex for systems-on-chip designs. Supported by AI-driven automation, FlexGen enables the generation of optimized NoC topologies in hours instead of weeks, while maintaining the quality achieved through manual human methods. FlexGen dramatically accelerates chip development while optimizing performance efficiency, addressing the rising demand for faster, more sustainable innovation across applications in AI, automotive, datacenter, consumer electronics, communications and industrial/IoT. FlexGen delivers expert-level results while increasing productivity by 10x and reducing wire length by up to 30%. This innovation sets a new standard for faster time-to-market, optimized power plus performance, and improved overall design economics.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Arteris
HQ: United States
Contact Arteris

Learn more about Network-On-Chip IP core

SoC design: When a network-on-chip meets cache coherency

Many people have heard the term cache coherency without fully understanding the considerations in the context of system-on-chip (SoC) devices, especially those using a network-on-chip (NoC). To understand the issues at hand, it’s first necessary to understand the role of cache in the memory hierarchy.

Accelerating RISC-V development with network-on-chip IP

In the world of system-on-chip (SoC) devices, architects encounter many options when configuring the processor subsystem. Choices range from single processor cores to clusters to multiple core clusters that are predominantly heterogeneous but occasionally homogeneous.

Network-on-chip (NoC) interconnect topologies explained

Today’s complex system-on-chip (SoC) designs can contain between tens to hundreds of IP blocks. Each IP block may have its own data width and clock frequency and employ one of the standard SoC interface protocols: OCP, APB, AHB, AXI, STBus, and DTL. Connecting all these IPs is a significant challenge.

Meet the Next-Generation Network-on-Chip From Arteris

Today’s system-on-chip (SoC) designs continue to grow in capacity and complexity. The only way to continue developing components of this class is by increasing the sophistication of the design, implementation and verification tools while simultaneously increasing levels of automation. The launch of the latest generation of network-on-chip (NoC) IP, FlexNoC 5, from Arteris addresses all these issues.

Why network-on-chip IP in SoC must be physically aware

Today, multicore system-on-chip (SoC) designs can be composed of hundreds of IP blocks, typically containing up to ten million logic gates. One way for SoC developers to create devices of this complexity is to make use of proven IP blocks provided by trusted third-party vendors.

Frequently asked questions about NoC IP cores

What is FlexGen Smart Network-on-Chip (NoC) IP?

FlexGen Smart Network-on-Chip (NoC) IP is a Network-On-Chip IP core from Arteris listed on Semi IP Hub.

How should engineers evaluate this Network-On-Chip?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Network-On-Chip IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP