UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
Presenter: Kurtis Bowman (AMD)
The UALink Consortium will provide an update on the UALink 2.0 Specification, highlighting the latest enhancements designed to meet the growing demands of AI, HPC, and accelerator-rich data center environments. This session will review key technical advancements, including improvements in scalability, bandwidth efficiency, and system-level performance, as well as updates that strengthen interoperability across the ecosystem.
Attendees will gain insight into how UALink 2.0 continues to evolve to support next-generation disaggregated architectures and high-performance accelerator connectivity. The presentation will also outline ongoing collaboration efforts within the ecosystem and what to expect as the specification moves toward broader industry adoption.
Related Semiconductor IP
- UALink PHY + Controller
- Simulation VIP for UALink
- UALink Subsystem
- UALink Controller
- UALink PCS IP Core
Related Videos
- Beyond CNSA 2.0: The Expanding Horizon of Post-quantum Security
- The Future of AI Scale-Up: Latest Advancements in UALink Technology
- CES 2025: Video Interview with Ceva's Amir Panush
- CES 2025: Video Interview with EdgeCortix’s CEO
Latest Videos
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs
- The Future of AI Scale-Up: Latest Advancements in UALink Technology
- Evaluating Asynchronous Machine Learning and Scientific Computing Applications on RISC-V, Arm and X86