Architecture Exploration of SoC with Arm IP using VisualSim Architect
Learn to explore semiconductor architectures with VisualSim Architect—the exclusive public provider of architecture models for ARM v8/v9 processors and other ARM IPs including Corelink-Cyprus, AMBA AXI/CHI, GPU, DMA, DSU, and additional critical IP blocks. This webinar is designed for engineers and architects aiming to master advanced performance and power analysis techniques for both monolithic and chiplet-based SoCs, with a special emphasis on supporting ARM CHI and C2C interconnects.
What to Expect:
- In-Depth Modeling Techniques: Explore detailed architecture models for ARM v8/v9 processors and IP blocks such as Corelink-Cyprus, AMBA, GPUs, and more.
- Performance Debugging: Learn to measure latency, throughput, hit-ratio, and coherence behavior.
- Power Optimization: Discover strategies to reduce peak power consumption and resolve performance issues.
- Interactive Q&A Session: Get your technical questions answered by industry experts.
Related Semiconductor IP
- USB-C Power Delivery IP Core
- Configurable Multi-Channel DMA Controller
- Samsung Foundry 4nm 1V8 GPIO I3C
- Root-of-Trust IP - High-Assurance Security for Advanced and Regulated Applications
- Root-of-Trust IP - Enhanced-Assurance, Configurable Security for Scalable Semiconductor Designs
Related Videos
- How to design robust SoC with ESD and power management IP
- RISC-V at NVIDIA: One Architecture, Dozens of Applications, Billions of Processors
- Arm: From Cloud-to-Car Architecture
- SoC Clocking Architectures – Design and Implementation
Latest Videos
- Cadence UCIe at 64 GT/s in Silicon: Why It Matters for Your Next Chiplet Design
- Can AI Be Trusted? Synopsys on Agentic AI and Autonomous Engineering
- Caliptra Silicon Root of Trust in BMC SoCs
- UALink 2.0 Specification Update: Advancing Accelerator Interconnect Technology for AI Workloads
- Silicon IP for Your GPU??? | Oxmiq Labs