Video and image processing design using FPGAs
By Brian J. Jentz, Altera
January 12, 2007 -- videsignline.com
FPGAs eliminate the up-front non-recurring engineering costs and minimum order quantities associated with ASICs, and the costly risks of multiple silicon iterations through the capability to be reprogrammed as needed during the design process.
Innovations such as HDTV and digital cinema revolve around video and image processing and the rapid evolution of video technology. Major advances in image capture and display resolutions, advanced compression techniques, and video intelligence are the driving forces behind these technological innovations. At the same time, rapid change in standards and higher resolutions are pushing designers away from off-the-shelf technology.
Resolutions in particular have increased dramatically in just the last few years. The following table illustrates current state-of-the-art resolutions in different end types of applications.
Table 1: Resolutions by Application Types
The move from standard definition (SD) to high definition (HD) represents a 6X increase in data needing to be processed. Video surveillance is also moving from the Common Intermediate Format (CIF) (352 x 288) to the D1 format (704 x 576) as a standard requirement, with some industrial cameras even moving to HD at 1280 x 720. Military surveillance, medical imaging, and machine vision applications are also moving to very high resolution images.
January 12, 2007 -- videsignline.com
FPGAs eliminate the up-front non-recurring engineering costs and minimum order quantities associated with ASICs, and the costly risks of multiple silicon iterations through the capability to be reprogrammed as needed during the design process.
Innovations such as HDTV and digital cinema revolve around video and image processing and the rapid evolution of video technology. Major advances in image capture and display resolutions, advanced compression techniques, and video intelligence are the driving forces behind these technological innovations. At the same time, rapid change in standards and higher resolutions are pushing designers away from off-the-shelf technology.
Resolutions in particular have increased dramatically in just the last few years. The following table illustrates current state-of-the-art resolutions in different end types of applications.
Table 1: Resolutions by Application Types
The move from standard definition (SD) to high definition (HD) represents a 6X increase in data needing to be processed. Video surveillance is also moving from the Common Intermediate Format (CIF) (352 x 288) to the D1 format (704 x 576) as a standard requirement, with some industrial cameras even moving to HD at 1280 x 720. Military surveillance, medical imaging, and machine vision applications are also moving to very high resolution images.
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Using vector processing for HD video scaling, de-interlacing, and image customization
- Video and image processing design using FPGAs
- Implementing digital processing for automotive radar using SoC FPGAs
- Designing low-power video image stabilization IP for FPGAs
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace