Designing low-power video image stabilization IP for FPGAs
Dr S. Parker, W. Cranwell, RF Engines
2/19/2013 3:56 AM EST
Image stabilization is an important capability for many electro-optic sensors, where an operator or user is required to view the output imagery. The technique can therefore enhance many practical viewing systems, spanning a very broad range of applications including those found in defense and security sectors.
Stabilization provides a means for reducing both image blur and unwanted frame-to-frame image shifts and rotations, thereby aiding image interpretation and reducing the operator’s workload. For those systems that require the operator to locate or classify features within the video stream (typically recognition and identification), then a stabilized image stream will help improve the accuracy of these tasks.
There are a number of techniques for stabilizing an image which are either based on mechanical correction or image processing. Mechanical stabilization techniques include those that gyroscopically stabilize the whole camera system or use elements within the camera to effectively move the lens or detector array.
To read the full article, click here
Related Semiconductor IP
- 20 mA LDO voltage regulator (output voltage 1.1V/1.2V/1.3V/1.4V)
- 5 mA LDO voltage regulator (output voltage 1.1V/1.2V/1.3V/1.4V)
- 25MHz Low Jitter XTAL Oscillator with AGC
- 10 mA LDO voltage regulator (output voltage 1.1V/1.2V/1.3V/1.4V)
- 1 mA LDO voltage regulator (output voltage 0.4V…0.9V)
Related Articles
- Using vector processing for HD video scaling, de-interlacing, and image customization
- Video and image processing design using FPGAs
- Video and image processing design using FPGAs
- Designing low-power multiprocessor chips
Latest Articles
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- BitFair: A 12nm Bit-Serial CNN Accelerator with Learnable Early Termination and Adaptive Bit Ordering for Ultra-Low-Power XR Vision
- A Flexible Sparsity-Aware FPGA Accelerator with Column-Wise Compression for Efficient CNN Inference
- Reducing Instruction-Fetch Energy in RISC-V for Embedded AI Processing via Dynamic and Static Loop Caching
- SPARC: Automated Root-Cause Analysis of Pre-Silicon Power Side-Channel Leakage in the Processor Design Flow