Designing modern USB audio systems
Kendall Castor-Perry, Cypress Semiconductor Corp.
EETimes (10/27/2010 2:39 PM EDT)
USB audio is a ubiquitous interface supported by all but the most ancient personal computer hardware and operating systems. With its robust connection and data rate, one might believe that delivering high quality audio over this interface is simple. However, today's successful USB-based audio products are the result of a lot of chip- and system-level attention to solving the thorny problem of clock recovery.
In essence, the problem is that the final output device that delivers audio to the speakers, headphones or line-out socket needs a 'master clock' to pace the audio conversion cleanly. This master clock needs to have two independent attributes:
- it must be at exactly the correct multiple of the underlying audio sample rate (so that you never have to lose or duplicate an audio sample through timing failure) and
- it must have low enough jitter (or, equivalently, phase noise) that the performance of the digital-to-analogue process isn't compromised.
The challenge lies in meeting both these requirements simultaneously.
To read the full article, click here
Related Semiconductor IP
- Verification IP for eUSB 2 v2 and USB 2.0
- Simplified Integration USB PD Capable Type-C Sink IP
- USB 3.2 and DP 1.4 TX Combo PHY
- USB 3.0 and PCIe 2.0 Combo PHY
- Simplified Integration USB PD Capable Type-C Source IP
Related Articles
- ESD and EMI hazards in mobile phones--Solutions for the audio system connector
- Algorithmic delay and synchronization in MPEG audio codecs
- Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
- Emerging Trends and Challenges in Embedded System Design
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing