Vendor: Nuclei System Technology Category: Single-Protocol PHY

USB 2.0 HS PHY Interface

The USB PHY IP is UTMI interface compatible and a dedicated circuit for full-function USB 2.0 transceivers.

Contact Provider Request Datasheet
USB 2.0 View all specifications

Overview

The USB PHY IP is UTMI interface compatible and a dedicated circuit for full-function USB 2.0 transceivers. It is a mixed-signal circuit, with the analog part including the transmitting and receiving circuits, level conversion circuits, bus driver circuits, etc., and the digital part including the transmitting and receiving and speed switching control circuits, encoding and decoding circuits, serial-to-parallel and parallel-to-serial conversion circuits, as well as digital CDR circuits, etc.

Key features

  • The analog part include：
    • PLL cell : Generate multiple phases of 480 MHz clock
    • OTG cell: Voltage detection and VBUS driving for OTG function
    • TUNE cell：Tuning for impedance matching of the transceiver
    • Differential transceiver: For differential driver and receive data
    • single ended Receive Cell: Used to generate bus status detection signal
    • Disconnect detect Cell: For the bus disconnect detection
    • ESD cell: For Electrostatic Discharge
  • The digital part include：
    • Tx_path: The transmit controller module
    • Rx_path: The receive controller module
    • Linestate_gen: The bus status generate module
    • Disconnect_det: The bus Disconnect detect module
    • Bist_test: The loopback test module

Specifications

Identity

Part Number
USB 2.0 HS PHY
Vendor
Nuclei System Technology
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 2.0

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact Nuclei System Technology

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB 2.0 HS PHY Interface?

USB 2.0 HS PHY Interface is a Single-Protocol PHY IP core from Nuclei System Technology listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP