Overcome signal attenuation, noise and jitter interference challenges in USB 3.0 system design
Joseph Juan, Pericom Semiconductor Corp.
EETimes (4/4/2012 3:45 PM EDT)
The highly anticipated USB 3.0 is now seeing widespread adoption across notebook, docking, PC, server and upcoming tablet, handheld and portable media devices. USB 3.0 delivers an unprecedented bandwidth, 10x that of USB 2.0, and supports full-duplex communication, or the ability to send and receive data simultaneously. It also improves Quality of Service (QoS) and overall bus power consumption thanks to advanced data error checking coupled with smart power savings from USB 3.0 link power management. More importantly, USB 3.0 is 100% backward compatible to USB 2.0 devices.
However, with all of its added benefits and features, the high-speed differential signal of USB 3.0 also introduces uncontrollable noise and jitter due to signal attenuation, causing USB 3.0 signal voltage swing to overshoot or undershoot the optimal eye opening. This distorts the quality of USB 3.0 signal eye during high-speed signal switching. USB 3.0 signal quality is gravely impacted when random or deterministic noise degrades the signal quality with crosstalk during transmitting and receiving of packet transfers between USB 3.0 hosts and peripheral devices.
To read the full article, click here
Related Semiconductor IP
- USB Super-speed+ PHY
- SuperSpeed USB 3.1 Host Controller Multiport
- SuperSpeed USB 3.0 Host Controller Supporting SSIC and HSIC
- SuperSpeed USB 3.0 Dual Role Device Controller, Configurable for SSIC and HSIC
- SuperSpeed USB 3.0 Device Controller Supporting SSIC and HSIC
Related Articles
- Signal Integrity --> LVDS modeling techniques overcome Ibis inaccuracies
- Signal Integrity --> Diverse IP cranks noise control headaches
- Optimization of current-limiting solutions for USB 3.0
- SuperSpeed USB 3.0: Ubiquitous Interconnect for Next Generation Consumer Applications
Latest Articles
- Anechoic: Onsager-Corrected Parallel Annealing for Sub-0.1 ms Dense Max-Cut on an FPGA
- Power, Performance, and Area of HPC-Based Malware Detectors: An FPGA and Open-PDK ASIC Study
- Terracotta: Enabling the Adoption of New DRAM Techniques via a Flexible DRAM Interface and Memory Controller
- A Framework for Accelerating Transformer Inference on RISC-V for Edge AI
- An Interleaved Parallel Dependent Quantization Hardware Architecture for H.266/VVC