Vendor: Qualitas Semiconductor Category: Single-Protocol PHY

USB Super-speed+ PHY

The USB Super-Speed+ PHY IP is a compact and power-efficient interface solution that fully supports the USB 3.2 Gen1 and Gen2 spe…

Contact Provider Request Datasheet

Overview

The USB Super-Speed+ PHY IP is a compact and power-efficient interface solution that fully supports the USB 3.2 Gen1 and Gen2 specifications, enabling data rates of 5Gbps, 10Gbps, and up to 20Gbps (Gen2x2). Compliant with PIPE interface standards and featuring support for both host and device modes, this PHY is ideal for SoCs targeting high-speed USB connectivity in mobile, consumer, and computing applications.

Designed with a low-power mixed-signal architecture and robust signal adaptation, the IP ensures reliable performance over varying channels while minimizing area and energy consumption. It supports full-duplex operation, built-in test features, and advanced signal monitoring for streamlined debugging and integration.

Key features

  • Fully compliant with USB 3.2 Gen2 specification.
  • Supports data rates of 5Gbps (Gen1), 10Gbps (Gen2), and 20Gbps (Gen2x2).
  • Compatible with PIPE interface:
  • 8/16/32-bit at original PIPE.
  • 10/20/40/80-bit at SERDES PIPE.
  • Supports both Host and Device operation modes.
  • Full-duplex lane configuration of x1 and x2.
  • North / South lane direction supported for layout flexibility.
  • Low-power, area-efficient mixed-signal architecture.
  • Integrated TX 3-tap FFE and RX CTLEs with 5-tap DFE for adaptive equalization.
  • Ring-OSC PLL based design for low power consumption.
  • Supports LFPS (Low Frequency Periodic Signaling) generation and detection.
  • Supports TX detect RX function in USB3.x mode.
  • Built-in Eye-Opening Monitor (EOM) and Built-In Self-Test (BIST).

Specifications

Identity

Part Number
USB Super-speed+ PHY
Vendor
Qualitas Semiconductor
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Qualitas Semiconductor
HQ: South Korea
Contact Qualitas Semiconductor

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB Super-speed+ PHY?

USB Super-speed+ PHY is a Single-Protocol PHY IP core from Qualitas Semiconductor listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP