System synchronization styles and trends
Sandeep Srinivasan, Synchronous Design Automation
Eby G. Friedman, University of Rochester, New York
(03/06/2006 9:00 AM EST), EE Times
This article describes emerging trends in synchronizing digital ICs and shows how process scaling, rapid increases in clock frequencies, and demand for lower power dissipation will affect the choice of synchronization styles going forward.
System synchronization controls the flow of events in a system. In the same manner that all signals are, in reality, analog in nature, all timing is in reality asynchronous. Despite this characteristic, local timing constraints can be placed on a system to permit the system to behave as if the system is completely synchronous.
This strategy uses a central clock signal to control the relative timing of events and is called synchronous clocking. Fully synchronous clocking makes it easier to understand the temporal behavior of events in a hardware system with reference to a clock edge.
Eby G. Friedman, University of Rochester, New York
(03/06/2006 9:00 AM EST), EE Times
This article describes emerging trends in synchronizing digital ICs and shows how process scaling, rapid increases in clock frequencies, and demand for lower power dissipation will affect the choice of synchronization styles going forward.
System synchronization controls the flow of events in a system. In the same manner that all signals are, in reality, analog in nature, all timing is in reality asynchronous. Despite this characteristic, local timing constraints can be placed on a system to permit the system to behave as if the system is completely synchronous.
This strategy uses a central clock signal to control the relative timing of events and is called synchronous clocking. Fully synchronous clocking makes it easier to understand the temporal behavior of events in a hardware system with reference to a clock edge.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Using IEEE-1588 transparent clocks to improve system time synchronization accuracy
- Algorithmic delay and synchronization in MPEG audio codecs
- Emerging Trends and Challenges in Embedded System Design
- New Realities Demand a New Approach to System Verification and Validation
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM