Simplifying Multi-Domain Voltage-Control Verification with Synopsys AVSBus 2.0 VIP
Learn how AVSBus 2.0 VIP validates power delivery in AI and data center SoCs.
Vendor:
Synopsys, Inc.
Category:
MIPI
Verification IP for C-PHY
Synopsys Verification IP (VIP) for MIPI C-Phy provides a comprehensive set of protocol, methodology, and verification features, e…
Overview
Synopsys Verification IP (VIP) for MIPI C-Phy provides a comprehensive set of protocol, methodology, and verification features, enabling users to achieve accelerated verification closure of MIPI C-Phy.
VIP is based on next generation architecture and implemented in native SystemVerilog/UVM, which eliminates the need for language translation wrappers that affects performance and ease-of-use. VIP can be integrated, configured and customized easily with minimal effort. Testbench development is accelerated with the assistance of built-in verification plans, functional coverage, example tests and comprehensive collection of sequences.
Key features
- Specifications: CSI-2 4.0 (CSE), CSI2 3.0, CSI-2 up to 2.1 compliant with CPHY 2.1 up to 2.0, DSI-2 v2.0, DSI-2 v1.1 compliant with C-PHY 2.1 up to 2.0
- C-PHY Serial and Parallel (PPI) Interface
- C-PHY Lane Distribution and Merging
- Multi-Lane support (1 to N)
- High Speed mode for SERIAL and Parallel Interface
- LPDT mode support for SERIAL and Parallel Interface
- ULPS mode support for SERIAL and Parallel Interface
- TRIGGER mode support for SERIAL and Parallel Interface
- LPDT pause feature
- C-PHY Serial/PPI level Error Injection
- Controllability of all C-PHY Global operational timing parameters
- Run-Time reconfiguration of Dynamic Parameters
- Support for Alternate Low Power(ALP), Concurrent ALP and Calibration
- Support for Sync Word Sync Types
Block Diagram
C-PHY VIP Architecture
Benefits
- Native SystemVerilog/UVM and Verilog
- Source code test suite (optional)
- Runs natively on all major simulators
- Built-in Protocol checks
- Verification plan and coverage
- Verdi® protocol analyzer
- Error injection and exceptions
Specifications
Identity
Part Number
Verification IP for C-PHY
Vendor
Synopsys, Inc.
Type
Verification IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
HQ:
USA
Learn more about MIPI IP core
Synopsys Joins Arm Total Design for Physical AI to Advance Autonomous Systems
Learn how Synopsys and Arm Total Design help accelerate Physical AI systems with pre-validated IP, virtual development, and system-level design.
Synopsys Advances Agentic AI Chip Design with AMD and Microsoft
Introduces Industry's First Autonomous EDA Workflows on Microsoft Discovery to Accelerate Engineering from Specification to Silicon
Synopsys and Intel Foundry Fast-Track Customer Readiness from Silicon to Systems on Intel 14A
Certified AI-powered EDA flows, integrated multiphysics analysis, and broad IP portfolio accelerate Angstrom-scale AI and multi-die designs
Synopsys Showcases Comprehensive Autonomous Engineering Workflows from Silicon to Systems, Developed with NVIDIA Technology
Synopsys unveils a fully autonomous long-running design verification agent that orchestrates the entire chip verification cycle delivering up to 50X faster time-to-validated RTL while achieving 20% additional coverage improvement
World's First Standards-Compliant 112G PHY IP for Linear Optics: A Turning Point for AI Interconnects
Synopsys delivers standards-compliant 112G PHY IP for linear optics, helping reduce AI interconnect power, latency, and heat.
Frequently asked questions about MIPI IP cores
What is Verification IP for C-PHY?
Verification IP for C-PHY is a MIPI IP core from Synopsys, Inc. listed on Semi IP Hub.
How should engineers evaluate this MIPI?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.