SoC processing options
| EE Times: SoC processing options | |
| Gene Frantz (05/02/2005 9:00 AM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=161601588 | |
| Systems-on-chip with multiple processing elements are an important part of the design landscape, especially for portable systems that require the high level of integration and the mixed data and signal processing that SoC devices offer. But SoC design involves combining disparate elements from programmable functions, such as general-purpose (usually RISC) microprocessors, DSPs, FPGAs and accelerators, to fixed-function accelerators. One of the biggest design decisions for complex portable systems is the mix of processing elements needed to optimize system performance, price and power consumption. The designer must closely evaluate the trade-offs to arrive at the most effective yield.
The task of matching a particular system to a particular SoC is not always driven by technical considerations. In many cases, it has more to do with the resources available, how flexible the system needs to be, and how new features and new bugs will be handled. Having a procedure for partitioning system functions effectively will help exploit the tremendous advantages that SoCs offer. These do's and don'ts can help the savvy designer bring a successful SoC-based design to fruition.
By Gene Frantz (genf@ti.com), principal Fellow, Texas Instruments Inc. (Stafford, Texas)
DO
Break down the procedure into the following steps:
1. Compile a list of final-system features and capabilities, including projected additions.
2. Partition the list into data- and signal-processing features and capabilities.
3. Separate the functions in each of these lists (data and signal) into three distinct categories: well-known functions that will remain unchanged; well-known but somewhat changeable functions; and uncertain, changeable or new functions.
4. Estimate the required performance and memory requirements for each item.
5. Assign:
b. the remaining well-known functions to the available programmable accelerators; and c. the uncertain, changeable and new functions to the appropriate programmable elements (RISCs for data and DSPs for signals). The goal is to take advantage of the accelerators as much as possible and to leave flexibility and headroom for the programmable elements.
Don't
low enough power dissipation; low enough cost; and the ability to get you to market first with a road map to keep you competitive.
| |
| - - | |
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Semiconductor options for real-time signal processing
- Reconfiguring Design -> Reconfigurable computing aims at signal processing
- Reconfigurable signal processing key in base station design
- DSPs duel FPGAs for 3G baseband processing chores
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM