Semiconductor options for real-time signal processing
By Leon Adams, Texas Instruments -- EDN, 11/25/2004
Designers of real-time-signal-processing systems face lots of options and an ever-changing technology landscape.
If a universal semiconductor component existed that could allow engineers to realize every real-time-signal-processing system with optimum price, performance, power and function, then selection would be automatic. However, the reality is that designers of such systems must carefully evaluate many device options within a continually changing technology landscape. Although engineers typically associate real-time signal processing with programmable DSPs, the market today has many options. Designers face myriad core technologies, all of which claim to be the best for executing real-time operations for a given application. An engineer's task is choosing what delivers the best mix of performance, size, power consumption, features, and development tools—all without breaking the budget.
Of the chief candidates for real-time signal processing, this article examines the benefits of these technologies, including ASICs, ASSPs, (application-specific signal processors), FPGAs, and RISC processors, and compares the design trade-offs among them.
Click here to read more ....
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- A Time for Rebalancing Global Patent Strategies in the Semiconductor Market?
- IP-based Toolbox for Digital Signal Processing Reuse: Application to Real-time Spike Sorting
- Reconfiguring Design -> Reconfigurable computing aims at signal processing
- Reconfigurable signal processing key in base station design
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST