Silicon for better DTV tuning, PIP, speed and size
Silicon tuners now have the edge, and offer feature advantages like inexpensive PIP via time slicing.
By Neil Mitchell, Xceive Corporation
videsignline.com (October 10, 2008)
The digital TV switchover in the U.S. has been, and continues to be a gentle transition. Most cable and satellite subscribers will be unaffected thanks to digital set-top-boxes (STBs). Even the most basic level of cable subscriber, without a STB, will have time to adjust as broadcasters continue to provide analog signals alongside digital for up to three years after the February 2009 "switch."
TV manufacturers must are also transitioning tuner architectures. The question, however, is no longer digital versus analog. That transition is set. Analog tuners are making way for hybrid analog/digital tuners and later on to digital-only tuner solutions in the 2011/2012 timeframe. The real question now is CAN versus silicon.
View full size
Figure 1: Simplified DTV block diagram
Silicon digital tuners arrived on the scene with lackluster fanfare. Initial tuners lacked the performance and picture quality delivered by their bulky CAN tuner counterparts. Not all silicon tuners are created equal, however, and improvements have changed things around. Today, Xceive's production-proven, second-generation silicon tuners exceed CAN tuner performance and picture quality, while delivering additional benefits and differentiators.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Changing the paradigm for TV silicon tuners
- Reconfiguring Design -> Adaptive computing makes efficient use of silicon
- Retargeting IP -> Silicon prototyping verifies IP functions
- Retargeting IP -> Design system compiles silicon straight from C code
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM