Changing the paradigm for TV silicon tuners
Melissa Chee and Scott Howe, Fresco Microchip
EETimes (4/24/2012 10:09 AM EDT)
Although the TV market continues to mature, the underlying architectures inside the television continue to evolve to drive down prices. "Cost-down" are the two most spoken words in consumer electronics. Increasing cost pressure drove architectural shifts that led to rapid consolidation in the system-on-chip (SOC) market and accelerated adoption of silicon tuners in the television. The ability to achieve the lowest cost system solution without compromising performance requires disruptive technology. This article will look at key TV market trends and their effect on next-generation TV front-end solutions.
Changing TV landscape
Every year more than 250 million TVs ship into analog only and hybrid (analog plus digital) markets worldwide. By the end of 2011, a select few SOC companies accounted for the vast majority of all TVs shipped. The most popular SOCs have integrated functions that are implemented most cost-effectively in the digital domain. At the same time, many silicon tuners have retained this functionality using expensive RF/analog processes, which adds unnecessary system cost and complexity.
Traditionally, many CAN tuners were MOPLL-based (Mixer Oscillator Phase-Locked Loop). As the cost/performance tradeoff improves, silicon tuners are rapidly replacing MOPLLs and are projected to approach nearly 100 percent market penetration in television within the next 18 months. Designing silicon tuners directly on the main TV printed circuit board (PCB) and in the CAN are both common – the implementation depends on the relative RF expertise of the TV maker.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Reconfiguring Design -> Adaptive computing makes efficient use of silicon
- Retargeting IP -> Silicon prototyping verifies IP functions
- Retargeting IP -> Design system compiles silicon straight from C code
- IP vendors making leap from source code to silicon
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM