Revolutionizing High-Voltage Controller Chips for Electric Vehicles
By NOVOSENSE Microelectronics
EETimes (November 27, 2023)
New Energy Vehicles require high-voltage controller chips
In the early times, most of the vehicle’s circuits were simple, containing a few essential circuits such as lighting, wiper, etc. Over time, the vehicle’s circuits got updated, increasing complexity.
With new trends such as electrification and autonomous driving, today’s vehicle is a mix of continually evolving subsystems that often have different electronic and electrical components —sometimes up to 100 or more.
The electrification of the automotive industry is rapidly advancing, driven mainly by policy. Industry stakeholders face enormous challenges, resembling the early days of the automobile.
Until the arrival of plug-in and fully electric vehicles, a car’s electrical system was a bit like the body’s circulatory system, where low-voltage comes from the battery, flowing along the wires to the parts that require it before returning to the battery.
To read the full article, click here
Related Semiconductor IP
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
- AFDX 1G Switch IP
Related Articles
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- SoC Test and Verification -> How to verify ADSL chips
- Embedded Systems: Programmable Logic -> Programmable system chips 'fly' high
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing