Optimizing Electronics Design With AI Co-Pilots
By Ben Gu, Cadence
EETimes (November 27, 2023)
Design processes are evolving rapidly, and their use will enable the highly optimized ICs, PCBs and systems that we need to keep global innovation on track. Today’s efforts to apply analysis much earlier in the design exploration and validation process are already enabling complex multiphysics analyses and co-optimization across domains. However, increasing design complexity means we may soon need to move beyond such in-design analysis—to processes enabled by machine learning (ML) and AI.
This may sound like a reach, but ML techniques are clearly very powerful, if applied intelligently, and the one thing that the electronics industry is never short of is design data. Surely there must be a thoughtful way to bring them together.
To read the full article, click here
Related Semiconductor IP
- Chiplet Die-to-Die Interconnect IP Solution
- High speed MACsec Engine 100G/200G/400G/800G/1.6T
- Temperature/Voltage sensors
- AMBA Bus Host to eSPI Controller/Target
- AMBA Bus Host to eSPI Controller
Related Articles
- Revolutionizing Consumer Electronics with the power of AI Integration
- Scaling AI Chip Design With NoC Soft Tiling
- David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
- Revolutionizing Chip Design with AI-Driven EDA
Latest Articles
- ZK-Flex: A Flexible and Scalable Framework for Accelerating Zero-Knowledge Proofs
- ITP-STDP: An Intrinsic-Timing Power-of-Two Learning Engine for On-Chip SNN Training
- OpenEye: A Scalable Open-Source Hardware Accelerator for DNNs
- CHIMERA: A Flexible and Scalable 3.1 TOPS/W AI-MCU with Transformer Accelerator and 563 Gb/s Shared-L2 Memory Subsystem with QoS Guarantees
- CXL-ClusterSim: Modeling CXL-based Disaggregated Memory Cluster for Pooling and Sharing using gem5 and SST