Revolutionizing Chip Design with AI-Driven EDA
By Thomas Andersen, Synopsys
electronicdesign.com (September 2, 2024)
Artificial intelligence is fueling innovation across industries, driving demand in the semiconductor industry for more chips with exponentially more performance and energy efficiency. Not surprisingly, the chip industry has turned to AI to help meet these needs. By leveraging AI to automate tedious tasks throughout the chip design and development flow, as well as enhance human creativity and decision-making, AI is now fueling new chip design innovations that would have been unimaginable just a few years ago.
In this article, we’ll explore how chip designers are leveraging AI in innovative ways. These involve the acceleration of chip development despite growing complexity, designing for specific use cases like high-performance computing and automotive, and addressing the growing semiconductor engineering workforce gap.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Chip IP revenues fall, but overall EDA remains healthy in Q1, says group
- The Future Of Chip Design
- The Complicated Chip Design Verification Landscape
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace