Analysis: OMAP35x brings Cortex-A8 to the mass market
By Berkeley Design Technology Inc.
DSP DesignLine -- (03/12/08, 03:00:00 AM EDT)
In February, Texas Instruments introduced four new members of its OMAP3 family of high-end application processors, and announced that these chips will be offered broadly as part of TI's "catalog" product line.
Like the original OMAP3 chip (the OMAP3430, which remains exclusive to TI's wireless handset chip division), all four of the new OMAP35x chips use the ARM Cortex-A8, a superscalar 32-bit CPU core. (BDTI benchmark results are available for the Cortex-A8). The first of the four chips, OMAP3503, is sampling now with a 600 MHz Cortex-A8.
Given the care with which TI laid out its implementation of the Cortex-A8 core in earlier OMAP processors, and TI's recent announcement of an 800 MHz OMAP3440 (from TI's Wireless Terminal Business Unit (WTBU)), BDTI expects future OMAP35x chips to include faster Cortex-A8 cores.
TI announced that the new OMAP3503 will be complemented by three other processors in the second half of 2008. As shown in the following table, the forthcoming family members incorporate various combinations of coprocessors to augment the ARM core.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Why Embedded Software Development Still Matters: Optimizing a Computer Vision Application on the ARM Cortex A8
- Cortex M-3 microcontrollers and the RTX real-time kernel
- A developer's insight into ARM Cortex M debugging
- Efficient SIMD and Algorithmic Optimization Techniques for H264 Decoder on Cortex A9
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM