A developer's insight into ARM Cortex M debugging
Mark Kraeling, GE Transportation
EETimes (11/3/2010 1:00 PM EDT)
A software developer describes tips and tricks for using the built-in debugging options on the ARM Cortex M microcontroller. (Paper from ARM TechCon 2010.)
This paper focuses on the various hardware debug options that are available on ARM Cortex M microcontrollers. I explain the debug options from a software developer's point of view and demonstrate them using a standard ARM family tool. I also show specific debugging cases such as determining the cause of a reset and how you can find the cause using the different debug options. The paper will provide information that's useful when choosing the right debugging hardware for a project.
The paper provides an overview of the JTAG interface which ARM Cortex M is based, discusses the various interfaces that are available, and provides some tips and tricks to make debugging for the software developer easier.
To read the full article, click here
Related Semiconductor IP
- Root-of-Trust IP - High-Assurance Security for Advanced and Regulated Applications
- Root-of-Trust IP - Enhanced-Assurance, Configurable Security for Scalable Semiconductor Designs
- Root-of-Trust IP - Compact, Configurable Security for Flexible Semiconductor Designs
- 100-10Gbps Ethernet MAC Controller
- SD Card Controller
Related Articles
- Debugging hard faults in ARM Cortex-M0 based SoCs
- Cortex M-3 microcontrollers and the RTX real-time kernel
- Why Embedded Software Development Still Matters: Optimizing a Computer Vision Application on the ARM Cortex A8
- ARM intrusive debugging for post-silicon SoC validation
Latest Articles
- LLM Agent-Based Design of RISC-V CPUs with FPGA-in-the-Loop Evaluation
- Automated Multi-Line Bug Repair Using Model Checker Aided LLMs: A Case Study on RISC-V Processors
- Cryogenic Recharacterization of a Commercial 22 nm FD-SOI Foundry Standard-Cell Library
- A 105 MS/s 4.18 nJ/inference 0.765 mm² Mixed-Signal Streaming ML Engine for Wireless Baseband in 12LP+ FinFET
- Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains