Fixing concurrency defects in multicore design
Paul Anderson, GrammaTech Inc.
EETimes (2/7/2012 2:11 PM EST)
Having reached the limits of performance gains that can be realized from miniaturization and integration, microprocessor manufacturers are more and more frequently choosing multicore processors as the best approach to increased performance in computationally intensive embedded systems.
However, realizing the potential performance gains with multicores has a cost. Software written to be single-threaded for a single core processor will realize little or no performance benefit when executed on a multicore processor. To take advantage of the cores it must be rewritten or adapted to use multithreading.
To read the full article, click here
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- MEMS -> Defects present hurdle to volume production
- Multi-core multi-threaded SoCs pose debugging hurdles
- Realising the Full Potential of Multi-core Designs
- Realising the Full Potential of Multi-core Designs
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing