MEMS -> Defects present hurdle to volume production
Defects present hurdle to volume production
By EE Times
July 12, 2001 (7:18 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010712S0077
MEMS devices are built with semiconductor equipment. But their failure mechanisms and reliability concerns are completely different from those of ICs. One major concern with MEMs is stiction, or the propensity of two silicon surfaces to stick to each other if they touch. Another is packaging, one of the most difficult and expensive matters to address. Because optical MEMS devices contain exposed moving parts contaminants can make them stop functioning. For this reason, MEMS wafers must be singulated using specialized techniques. There are only a handful of companies that have successfully dealt with these concerns and are supplying reliable commercial MEMS devices. With optical MEMS, the high-volume manufacturing needed to detect PPM-level defects and problems in a new manufacturing process does not exist today. Since quality and reliability of optical components are important to the telecom industry, selecting an experienced MEMS supplier is mission critical and great care should be taken to check on suppliers' manufacturing track records. -Scott Blackstone, optical MEMS product line director at Micromachined Products Division for Analog Devices Inc. (Wilmington, Mass.)
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Structured ASICs take FPGA prototypes into volume production
- MEMS market to grow 75-87% over five-year period, says report
- MEMS -> MEMS switch uses magnetic actuation
- MEMS -> Optical, structural roles shared on die
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace