Making Verification Methodology and Tool Decisions
This is the second of a three parts series. Part 1 can be found here
Are you itching to try a new methodology or technology to enhance your existing processes? Are you certain that management will resist change? Read on and learn how to use the new field of metric-driven engineering to objectively justify your decisions using automatically gathered data.
It happens all the time in engineering. A new process or methodology comes along. It looks attractive, your gut tells you this is the way to go, but adopting it requires one the big three 'scary' things:
- Risk (We've never done this before, will it work?)
- Cultural change (You want my designers to write assertions?)
- Spending money (Are you sure that tool will pay for itself?)
What you need to justify your decision are objectively measured results. Maybe you try the new technique on a pilot project and it works 'well'. But how do you quantify 'well' to upper management? You could keep detailed measurements of the time spent on each step of the new process. What a pain though! Simply measuring and recording the time used could significantly impact the effectiveness of the process. What if you could automatically measure the effectiveness of the new technique?
Related Semiconductor IP
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
Related Articles
- Efficient methodology for verification of Dynamic Frequency Scaling of clocks in SoC
- Metric Driven Verification of Reconfigurable Memory Controller IPs Using UVM Methodology for Improved Verification Effectiveness and Reusability
- Efficient methodology for design and verification of Memory ECC error management logic in safety critical SoCs
- Methodology Independent Exhaustive Constraint Solver for Random Verification and Regression Generation
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety