IP Forum highlights challenges to inward investment
IP Forum highlights challenges to inward investment
By Nick Flaherty, EE Times UK
October 1, 2001 (7:52 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0018
Intellectual property rights (IPR) are one of the major challenges in encouraging more inward investment and international collaboration in science and technology, says the UK's science minister, Lord Sainsbury. He was speaking at the first high-technology forum between the UK and South Korea held in this country. He highlighted IPR and access to information as two of the main issues that were holding back collaboration. "Confidence in the security of one's IPR is essential to any such relationship, and so both British and Korean organisations need to be clear about ownership and procedures for handling disagreements," he said. "The loss of confidence is likely to do considerable damage to UK/Korea relations in this area of collaboration if we are not careful." This forum, the second overall, was held in Bristol and saw around 40 representatives of Korean companies talking with UK companies such as BAE Systems and Marconi on topics including nano-technology, photonics, bio-technology and environmental technology. The Korean delegation included representatives from LG and Samsung, as well as government research institutes. It also included Ryu Chang-Moo, deputy minister for the Korean ministry of commerce, industry and energy.
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Challenges and Benefits of Low Power Design Verification with CPF for a standalone IP
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- Increasing bandwidth to 128 GB/s with a tailored PCIe 6.0 IP Controller
- Chiplet Strategy is Key to Addressing Compute Density Challenges
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM