IP Forum highlights challenges to inward investment
IP Forum highlights challenges to inward investment
By Nick Flaherty, EE Times UK
October 1, 2001 (7:52 a.m. EST)
URL: http://www.eetimes.com/story/OEG20010917S0018
Intellectual property rights (IPR) are one of the major challenges in encouraging more inward investment and international collaboration in science and technology, says the UK's science minister, Lord Sainsbury. He was speaking at the first high-technology forum between the UK and South Korea held in this country. He highlighted IPR and access to information as two of the main issues that were holding back collaboration. "Confidence in the security of one's IPR is essential to any such relationship, and so both British and Korean organisations need to be clear about ownership and procedures for handling disagreements," he said. "The loss of confidence is likely to do considerable damage to UK/Korea relations in this area of collaboration if we are not careful." This forum, the second overall, was held in Bristol and saw around 40 representatives of Korean companies talking with UK companies such as BAE Systems and Marconi on topics including nano-technology, photonics, bio-technology and environmental technology. The Korean delegation included representatives from LG and Samsung, as well as government research institutes. It also included Ryu Chang-Moo, deputy minister for the Korean ministry of commerce, industry and energy.
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- Challenges and Benefits of Low Power Design Verification with CPF for a standalone IP
- Next Gen Scan Compression Technique to overcome Test challenges at Lower Technology Nodes (Part - I)
- Increasing bandwidth to 128 GB/s with a tailored PCIe 6.0 IP Controller
- Chiplet Strategy is Key to Addressing Compute Density Challenges
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety