Scalable architectures for high-bandwidth Ethernet line cards
Nilam Ruparelia, Altera Corporation
EETimes (1/10/2011 12:50 PM EST)
As more consumers receive streaming video in various formats over the Internet, demand for bandwidth continues to increase. However, consumers watching streaming movies via their Xbox or Wii, or viewing YouTube on their computers, are not paying more for the additional gigabits they download each month watching these video feeds. This is one of many factors fueling the demand for higher bandwidth while yielding lower price per gigabit of bandwidth.
Thanks to its scale and cost advantages, Ethernet continues to thrive in such environments. Historically, Ethernet has evolved with the promise of ten times the bandwidth at two-and-half times the cost of the previous speed. For example, Gigabit Ethernet started ramping up in PCs and enterprise switches in 2003 when the cost of a 1 Gb port came down to about 2.5x of the cost of a fast Ethernet port. Transition from a 1 Gb port to a 10 Gb port in enterprise and carrier networks has been underway since 2008 as the cost of a 10 Gb port for servers and switches continues to decrease.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- Mapping LMS Adaptive Filter IP Core to Multiplier-Array FPGA Architecture for High Channel-Density VOIP Line Echo Cancellation
- A Low-Latency ASIC Architecture for Real-Time Line Segment Detection
- SoC integration changes face of high-speed line cards
- Reconfiguring Design -> C-based architecture assembly supports custom design
Latest Articles
- A Secure dToF LiDAR SoC with Dual-Domain Fingerprinting and Event-Driven AFE Circuit Achieving Sensor-Level Attack Resilience
- ZTA-Q: an Open-source RISC-V Platform for Accurate Quantized CNN Inference
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM