Graphics processing: When DIY just doesn't make sense
By Remi Pedersen, product manager for ARM's Mali family of GPUs
edadesignline.com (November 05, 2009)
There are many reasons why design teams now favor licensing a complete integrated graphics processing unit (GPU) solution over designing one in-house. As Remi Pedersen, graphics product manager at ARM, explains, when designers choose to make or buy a GPU, they should consider the total cost of ownership for each option.
Designers are developing more advanced graphics processing to address increasing market demand for a better quality graphics experience. High-end displays are no longer restricted to just gaming and video devices. Larger screens and computer-like capabilities on mobile phones, multimedia players and GPS devices put the burden on design teams to deliver intuitive and engaging user interfaces, and high-quality video, graphics and audio to match users' desktop experiences.
Such is the desire for next-generation entertainment on mobile platforms, automotive and infotainment products, that leading mobile analyst Screen Digest expects the value of the mobile gaming, video and TV market to grow by 300 percent by 2013.
To read the full article, click here
Related Semiconductor IP
- DFI 6.0 Verification IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
Related Articles
- ARM Mali-T604 tips mobile graphics, computing, and IP trends
- Competitive Advantages of the Mali Graphics Architecture
- Big.LITTLE processing with ARM Cortex-A15 & Cortex-A7
- Reconfiguring Design -> Reconfigurable computing aims at signal processing
Latest Articles
- Scalable AXI4 Transaction Monitoring for Mixed-Criticality SoCs: From Phase-Level Precision to ID-Level Efficiency
- Hardware-managed heterogeneous high-bandwidth memory and flash in LLM inference systems
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework