Facilitating technology insertion in advanced wireless systems
By Lee Pucker, Spectrum Signal Processing
Aug 1 2007 (17:19 PM), Courtesy of Wireless Net DesignLine
The baseband or modem processing engines in many advanced wireless systems often include a variety of programmable "off-the-shelf" signal processing devices such as digital signal processors (DSPs) and field programmable gate arrays (FPGAs).
These devices tend to evolve following some variant of Moore's law, with new generations of devices incorporating new features and capabilities introduced every two to three years.
Original equipment manufacturers (OEMs) developing advanced wireless systems can take advantage of this trend to offer their customers cost-effective feature enhancements and upgrades in existing systems through technology insertion by replacing only the baseband processing engine while retaining other subsystems, such as the RF or control subsystems as is.
This article will explore the architectural requirements necessary to facilitate this manner of technology insertion in an advanced wireless system.
Part 1 of the article will examine the requirements on the baseband processing engine hardware architecture, and propose a software/firmware model for minimizing the cost to the OEM in moving from one generation of technology to the next by maximizing the reuse of intellectual property (IP) across roadmap products.
Part 2 of the article will present a real world example illustrating the efficacy of the proposed architectural models.
To read the full article, click here
Related Semiconductor IP
- Band-Gap Voltage Reference with dual 2µA Current Source - X-FAB XT018
- 250nA-88μA Current Reference - X-FAB XT018-0.18μm BCD-on-SOI CMOS
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
Related Articles
- The Role of Interconnection in the Evolution of Advanced Packaging Technology
- Integrated Power Management, Leakage Control and Process Compensation Technology for Advanced Processes
- STAC: Advanced inter-die communication Technology
- Beat power management challenges in advanced LTE smartphones
Latest Articles
- SCENIC: Stream Computation-Enhanced SmartNIC
- Agentic AI-based Coverage Closure for Formal Verification
- Microarchitectural Co-Optimization for Sustained Throughput of RISC-V Multi-Lane Chaining Vector Processors
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities