The Role of Interconnection in the Evolution of Advanced Packaging Technology
By Ki-ill Moon, Head of PKG Technology Development, SK hynix (August 18, 2023)
Intel co-founder Gordon Moore famously predicted that the number of transistors on a chip would double every one to two years. Known as Moore’s Law, this forecast held true until recently thanks to developments in pattern-miniaturization technology. However, Moore’s Law may no longer be valid as technological advancements have reached their limits and costs have risen from the use of expensive equipment such as extreme ultraviolet (EUV) lithography systems. Meanwhile, there is still great market demand for ever-improving semiconductor technologies. To bridge this gap in technological advancement and meet the semiconductor market’s needs, one solution has emerged: advanced semiconductor packaging technology.
Although advanced packaging is highly complex and involves a wide mixture of technologies, interconnection technology remains at its core. This article will cover how packaging technology has evolved and SK hynix’s recent efforts and accomplishments in helping to advance the field.
To read the full article, click here
Related Semiconductor IP
- AXI to UCIe FDI Interface IP
- 45SPCLO UCIe-Class 1-32Gbps Low Power Receiver IP (NRZ)
- 45SPCLO UCIe-Class 1-32Gbps Low Power Transmitter IP (NRZ)
- Peripheral Sensor Interface (PSI5) Host Controller
- Link Acceleration Unit
Related Articles
- The rise of FPGA technology in High-Performance Computing
- The role of cache in AI processor design
- MIPI in next generation of AI IoT devices at the edge
- M31 on the Specification and Development of MIPI Physical Layer
Latest Articles
- Croc: Training the Next Generation Chip Designers on Domain-Specific End-to-End Open Source Silicon
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety