Enable IoT ASIC Design Using Platforms
Pradeep Sukumaran, Sr. Solutions Architect, Open-Silicon
EDN (January 07, 2016)
The Internet of Things (IoT) hype is now getting real. This, in turn, is creating the opportunity to move from off-the-shelf chip designs to custom silicon. The key to creating cost-effective, custom silicon for the IoT will be the platform approach.
It is fair to say that IoT is now living up to the hype. There has been a significant uptick in activity over the past year with the IoT ecosystem, the end customers, the hardware and software vendors, the system integrators and the startup community. Yes, IoT implementations are definitely happening, although not at the same rate as first expected, and certainly not the 50 billion devices or a trillion sensors by 2020. Nevertheless, it is an encouraging sign for ASIC design companies as they become an important and differentiating cog of the IoT supply chain.
Historically the industry has been churning out custom silicon for the cloud side of IoT for years, specifically in the networking, telecommunication, storage and computing arenas. However, devices on the edge of the IoT network have, so far, been designed using stock components rather than custom silicon. Using a platform approach to custom silicon design can substantially enhance functionality and offer greater design flexibility.
An IoT edge device typically performs three functions: sensing/actuating, processing and communication. Depending on various factors, like cost, schedule and application, a custom silicon implementation in these IoT edge devices could be a low-end/low-cost, mid-level or highly integrated solution. Below is a representation of typical ASIC configurations of each type. In all of these cases, ultra-low power is a default requirement.
To read the full article, click here
Related Semiconductor IP
- nQrux® Root of Trust IP
- AXI to UCIe Bridge IP
- UCIe 2.x Controller IP
- SWI3S (SoundWire I3S Interface) Peripheral Controller Core IP
- OpenTitan-based RISC-V Secure Element
Related Articles
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Low Power Design in SoC Using Arm IP
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
Latest Articles
- Automated Pre-Silicon Verification of High-Speed DDR5 and LPDDR5/6 Memory Controllers: Closed-Loop Timing, Mode Register, and PHY Synchronization in UVM
- U-Sonic: An Open-Source 8-Channel Ultrasound Transmit IP in a 130 nm RISC-V SoC
- S-ALSA: Co-Design of Adiabatic Logic-based Sensing and Balanced Bit-Cells for Secure and Energy-Efficient MRAM
- MEGATRON: a 28nm Analog PCM CiM/Digital System-on-Chip for Edge GenAI at 57.5 TOPS/W and 1.52 Mparam/mm²
- Peregrino: A Full-Hardware Accelerator for the Complete Falcon Post-Quantum Digital Signature Scheme on Resource-Constrained Edge Devices