Enable IoT ASIC Design Using Platforms
Pradeep Sukumaran, Sr. Solutions Architect, Open-Silicon
EDN (January 07, 2016)
The Internet of Things (IoT) hype is now getting real. This, in turn, is creating the opportunity to move from off-the-shelf chip designs to custom silicon. The key to creating cost-effective, custom silicon for the IoT will be the platform approach.
It is fair to say that IoT is now living up to the hype. There has been a significant uptick in activity over the past year with the IoT ecosystem, the end customers, the hardware and software vendors, the system integrators and the startup community. Yes, IoT implementations are definitely happening, although not at the same rate as first expected, and certainly not the 50 billion devices or a trillion sensors by 2020. Nevertheless, it is an encouraging sign for ASIC design companies as they become an important and differentiating cog of the IoT supply chain.
Historically the industry has been churning out custom silicon for the cloud side of IoT for years, specifically in the networking, telecommunication, storage and computing arenas. However, devices on the edge of the IoT network have, so far, been designed using stock components rather than custom silicon. Using a platform approach to custom silicon design can substantially enhance functionality and offer greater design flexibility.
An IoT edge device typically performs three functions: sensing/actuating, processing and communication. Depending on various factors, like cost, schedule and application, a custom silicon implementation in these IoT edge devices could be a low-end/low-cost, mid-level or highly integrated solution. Below is a representation of typical ASIC configurations of each type. In all of these cases, ultra-low power is a default requirement.
To read the full article, click here
Related Semiconductor IP
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
Related Articles
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Low Power Design in SoC Using Arm IP
- It's Just a Jump to the Left, Right? Shift Left in IC Design Enablement
- Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing