Advanced Topics in FinFET Back-End Layout, Analog Techniques, and Design Tools
By AsicNorth
In our last post, we looked at the basics of finFET technology and how its increased complexity and constraints influence layout design choices. In this post, we’ll look at more advanced technology topics and key design tools that enhance layout productivity. We’ll also explore what might be next for integrated circuit (IC) mask layout design.
Multi-Patterning
The metal layers at the bottom of the stack, closest to the devices, must be on-pitch or very close to both the fin and poly pitch. This means the metal pitches for these layers should be among the finest geometries the process can support. Modern technologies achieve this with a multi-patterning technique known as self-aligned double patterning. More complex approaches requiring triple- or quad patterning are also practiced.
Double patterning requires shapes in the first few layers of the metal stack to be “colored,“ with the different colored shapes on a given layer being masked and deposited at different steps in the process. The coloring can be done algorithmically after the design is complete, but most often in custom IC layout, the coloring is done manually to maximize density and optimize electrical characteristics.
For example, the minimum pitch of Metal1 ColorA might be 50 nanometers (nm). Alternating Metal1 ColorA with Metal1 ColorB might allow a pitch of 25 nm, effectively doubling the metal density and current–carrying capability.
To read the full article, click here
Related Semiconductor IP
- TSMC 7nm 0V75 / 0V9 ESD Local Clamp – Low Cap
- TSMC 65nm 3V3 ESD Local Clamp – Rad Hard
- TSMC 5nm 1V8, 1.2V and 0.9V ESD Local Protection – Low Cap
- TSMC 3nm 3V3 ESD Local Clamp
- TSMC 3nm 1V2 ESD Local Clamp – Low Capacitance
Related Articles
- Density Management in Analog Layout Design: Addressing Issues and Ensuring Consistency
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
- Simplifying analog and mixed-signal design integration
- BCD Technology: A Unified Approach to Analog, Digital, and Power Design
Latest Articles
- LACE: Large Language Model Aided Multi-Agent Framework for Agile RISC-V Instruction Extension
- A Process-Aware Hybrid Si/IGO Monolithic-3D 6T SRAM with BEOL Pass-Gates for the 2nm Node
- Automated Estimation of MBIST Area and Test Time in Heterogeneous Memory IPs via Stacked Ensemble Framework
- VIPER: Architecture-Aware Performance Modeling for Processing-in-Memory Design-Space Exploration
- CTTE: An Open Dual-Protocol RISC-V Trace Encoder for N-Trace and E-Trace