Meticom: Bridging FPGAs & MIPI-Enabled Devices
Al Gharakhanian, Upside Sales
10/22/2013 11:50 AM EDT
MIPI, which stands for Mobile Industry Processor Interface, was originally conceived as a low-power interface intended to interconnect functional units (e.g., camera sensors and displays) within handsets.
The popularity of MIPI has mushroomed in recent years -- many component suppliers have adopted the standard and debuted a variety of MIPI-enabled devices, including camera sensors, displays, and application processors. Although a strong interest to tap into the mobile market is the primary reason for such a move, the MIPI trend has caught the attention of designers building systems for non-mobile markets, such as automotive, industrial, and medical. The rationale for this is that MIPI-enabled products are intended for high-volume mobile markets and so they are bound to be cheaper.
This has led to an interesting dilemma. Since MIPI as an interface was never intended to serve non-mobile applications, interfacing to FPGAs was never made a priority. This makes perfect sense, since the majority of FPGAs are not well-suited for use in high-volume mobile devices. On the other hand, FPGAs are quite common in medical, industrial, and automotive applications. The end result is that the lure of using low-cost MIPI-enabled devices and the need to connect them to FPGAs has forced designers to look for bridging solutions.
To read the full article, click here
Related Semiconductor IP
- MIPI - Enables high-speed, low-power data transfer for displays and cameras
- MIPI VGI Verification IP
- MIPI UniPro Verification IP
- MIPI TWP Verification IP
- MIPI STP Verification IP
Related Articles
- DSP or FPGA? How to choose the right device
- Latest Version of Interface Protocol Speeds Mobile Device Development, Lowers e-BoM
- How silicon and circuit optimizations help FPGAs offer lower size, power and cost in video bridging applications
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY
Latest Articles
- SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput
- New Number Formats for FFT IP Cores in Optical OFDM Transceivers
- Reducing Power Consumption of Embedded Dynamic Memories with ECCs
- NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference
- A 32-channel event-based bio-signal analog front-end with adaptive delta and pulse frequency encoding