Vendor: SmartDV Technologies Category: MIPI

MIPI VGI Verification IP

The MIPI VGI Verification IP is compliant with version 0.9 of Draft MIPI VGI specification and verifies MIPI VGI Bus interfaces.

Contact Provider Request Datasheet
Verification IP View all specifications

Overview

The MIPI VGI Verification IP is compliant with version 0.9 of Draft MIPI VGI specification and verifies MIPI VGI Bus interfaces. It includes an extensive test suite covering most of the possible scenarios. It performs all possible protocol tests in a directed or a highly randomized fashion which adds the possibility to create the widest range of scenarios to verify the DUT effectively.

MIPI VGI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI VGI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Compliant to version 0.9 of Draft MIPI VGI specifications.
  • Full MIPI VGI Host and Peripheral functionality.
  • Supports Point to Point, Full duplex communication.
  • Supports 2-wire Asynchronous and 3-wire Synchronous interface.
  • Supports Wide range of clock frequency up to 78MHZ.
  • Supports serializer and de-serializer.
  • Supports transmission latency with in permissible limits.
  • Supports two categories of communication.
    • vGPIO Logic-state exchange
    • Messaging exchange
  • Supports the following generic frame structures.
    • Serial stream length
    • Message stream length
  • Supports the concept of device classes according to the range of supported data rates.
    • Asynchronous
    • 4Mbps
    • Synchronous
    • Gear-1 (G1) – 32 KHZ to 26 MHZ
    • Gear-2 (G2) – 32 KHZ to 52 MHZ
    • Gear-3 (G3) – 32 KHZ to 78 MHZ Supports In-Band Flow control.
  • Supports In-Band Hard Reset.
  • Supports default configuration 2-wire PWM signaling.
  • Supports Bus-accurate timing.
  • Supports insertion and detection of various types of errors.
  • Notifies the testbench of significant events such as transactions, warnings, and protocol violations.
  • MIPI VGI monitor has built in coverage analysis.
  • MIPI VGI monitor checks for protocol errors and timing violations.
  • MIPI VGI Verification IP comes with complete testsuite to test every feature of MIPI VGI specification.

Block Diagram

MIPI VGI VIP block diagram

Benefits

  • Faster testbench development and more complete verification of MIPI VGI designs.
  • Easy to use command Interface simplifies testbench control and configuration of Host and Peripheral.
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the MIPI VGI testcases.
  • Examples showing how to connect various components, and usage of Host, Peripheral and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
MIPI VGI VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Contact SmartDV Technologies

Learn more about MIPI IP core

M31 High-Speed and Long-Channel MIPI C/D-PHY Solution on TSMC N3P/N3C

With the rapid growth of AR/VR and high-resolution imaging systems such as drones and action cameras, MIPI CSI (Camera Serial Interface) and MIPI DSI (Display Serial Interface) require both high data throughput and low power consumption. M31 provides a MIPI C-PHY and D-PHY IP combo solution implemented on TSMC N3P and N3C processes.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI VGI Verification IP?

MIPI VGI Verification IP is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP