Accelerate Automotive Dev Time: Fill Hardware-in-the-Loop Gaps
Marc Serughetti, Director of Business Development, System-level Solutions, Synopsys
EETimes (7/7/2015 00:03 AM EDT)
Today automotive control systems are becoming more complex requiring more software content executing on multicore MCUs including advanced processor cores, timers and connectivity.
Automotive control systems developers focusing on powertrain, HEV/EV and chassis/safety applications have an increasing need to accelerate and improve their development process as to ensure they can deliver high quality and reliable software on time. In order to identify opportunity for improvement in the development process, we need to look at the current approaches used in the development of such systems and identify potential gaps and solutions. In this post, we will focus on model-based design through the use of Hardware-in-the-Loop systems.
To read the full article, click here
Related Semiconductor IP
- Link Acceleration Unit
- 64-bit, RISC-V, ultra-high performance processors
- 64-bit, RISC-V, performance and data computation processors
- 32-bit, RISC-V, deeply embedded processors
- Verification IP for eUSB 2 v2 and USB 2.0
Related Articles
- A First time right design methodology for successful development of automotive SoC products
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- FPGAs accelerate time to market for industrial designs
- Safety intended Re-configurable Automotive microcontroller with reduced boot-up time
Latest Articles
- Design and Development of a Neuromorphic Silicon Suite: PVT Sensing, Stochastic LIF Inference, On-Chip STDP Learning, and Crossbar Programming
- LLM4RTL: Tool-Assisted LLM for RTL Generation
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing