How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
By Philip Hawkes, Rick Wietfeldt and Hiroo Takahashi (MIPI Alliance)
EETimes Europe
Imaging systems, which use cameras, radar, and LiDAR, are essential to advanced driver assistance and autonomous driving systems. Today, the systems used to deliver SAE Level 2+ capabilities may leverage 10 or more image sensors, and that number is projected to increase as systems supporting higher levels of driving assistance and autonomy are introduced.
Imaging systems play a safety-critical role in vehicles, and the failure or compromise of even the most basic applications, such as a simple backup camera, can potentially lead to severe consequences. Protecting such systems from safety and security risks is therefore paramount to the safety and security of the whole vehicle, its passengers, and their surroundings. Developers and system designers must mitigate against risks from system failures, installation of substandard or unauthorized image system components, malicious manipulation of image data, and violations of occupant privacy.
This article explains how a standardized, industry-led framework of specifications provides a blueprint for developing functionally safe and secure automotive imaging systems.
To read the full article, click here
Related Semiconductor IP
- MIPI - Enables high-speed, low-power data transfer for displays and cameras
- MIPI VGI Verification IP
- MIPI UniPro Verification IP
- MIPI TWP Verification IP
- MIPI STP Verification IP
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- Interstellar: Fully Partitioned and Efficient Security Monitoring Hardware Near a Processor Core for Protecting Systems against Attacks on Privileged Software
- A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
Latest Articles
- SEAM-V: A Hybrid-Decoupled RISC-V Vector Processor with Backend-Visible EP Context for Sustained Vector Throughput
- New Number Formats for FFT IP Cores in Optical OFDM Transceivers
- Reducing Power Consumption of Embedded Dynamic Memories with ECCs
- NIFA: Nonlinear IMC enhanced FPGA for efficient ML inference
- A 32-channel event-based bio-signal analog front-end with adaptive delta and pulse frequency encoding